- 您现在的位置：买卖IC网 > PDF目录69351 > ST6252CN3/XXX (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16 PDF资料下载
参数资料
| 型号： | ST6252CN3/XXX |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16 |
| 封装： | PLASTIC, SSOP-16 |
| 文件页数： | 75/75页 |
| 文件大小： | 1753K |
| 代理商： | ST6252CN3/XXX |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页
9/75
ST6252C ST6262B ST6262C
MEMORY MAP (Cont’d)
1.3.6
Data
RAM/EEPROM
Bank
Register
(DRBR)
Address: E8h
—
Write only
Bit 7-5 = These bits are not used
Bit 4 - DRBR4. This bit, when set, selects RAM
Page 2.
Bit 3-1. Not used
Bit 0. DRBR0. This bit, when set, selects EEP-
ROM page 0.
The selection of the bank is made by programming
the Data RAM Bank Switch register (DRBR regis-
ter) located at address E8h of the Data Space ac-
cording to Table 1. No more than one bank should
be set at a time.
The DRBR register can be addressed like a RAM
Data Space at the address E8h; nevertheless it is
a write only register that cannot be accessed with
single-bit operations. This register is used to select
the desired 64-byte RAM bank of the Data Space.
The bank number has to be loaded in the DRBR
register and the instruction has to point to the se-
lected location as if it was in bank 0 (from 00h ad-
dress to 3Fh address).
This register is not cleared during the MCU initiali-
zation, therefore it must be written before the first
access to the Data Space bank region. Refer to
the Data Space description for additional informa-
tion. The DRBR register is not modified when an
interrupt or a subroutine occurs.
Notes :
Care is required when handling the DRBR register
as it is write only. For this reason, it is not allowed
to change the DRBR contents while executing in-
terrupt service routine, as the service routine can-
not save and then restore its previous content. If it
is impossible to avoid the writing of this register in
interrupt service routine, an image of this register
must be saved in a RAM location, and each time
the program writes to DRBR it must write also to
the image register. The image register must be
written first, so if an interrupt occurs between the
two instructions the DRBR is not affected.
In DRBR Register, only 1 bit must be set. Other-
wise two or more pages are enabled in parallel,
producing errors.
Care must also be taken not to change the
EPROM page (when available) when the parallel
writing mode is set for the EPROM, as defined in
EECTL register.
Table 3. Data RAM Bank Register Set-up
7
0
-
DRBR
4
-
DRBR
0
DRBR
ST62T52C
ST62T62C
00
None
01
Not available
EEPROM page 0
02
Not Available
08
Not available
10h
RAM Page 2
other
Reserved
相关PDF资料 |
PDF描述 |
|---|---|
| ST62P62CN1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16 |
| ST6252CN1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO16 |
| ST72101G1M3/XXX | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28 |
| ST72213G1M6/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO28 |
| ST72213G1B3/XXX | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST6252CN6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER AND EEPROM |
| ST6252CN6/XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| ST6253BB1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
| ST6253BB1/XXX | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| ST6253BB3 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, AUTO-RELOAD TIMER, EEPROM AND SPI |
发布紧急采购，3分钟左右您将得到回复。