Obsolete
Product(s)
- Obsolete
Product(s)
29/80
ST62T80B/E80B
INTERRUPTS (Cont’d)
3.4.3 Interrupt Option Register (IOR)
The Interrupt Option Register (IOR) is used to en-
able/disable the individual interrupt sources and to
select the operating mode of the external interrupt
inputs. This register is write-only and cannot be
accessed by single-bit operations.
Address: 0C8h
—
Write Only
Reset status: 00h
Bit 7, Bits 3-0 =
Unused.
Bit 6 = LES:
Level/Edge Selection bit.
When this bit is set to one, the interrupt source #1
is level sensitive. When cleared to zero the edge
sensitive mode for interrupt request is selected.
Bit 5 = ESB:
Edge Selection bit.
The bit ESB selects the polarity of the interrupt
source #2.
Bit 4 = GEN:
Global Enable Interrupt. When this bit
is set to one, all interrupts are enabled. When this
bit is cleared to zero all the interrupts (excluding
NMI) are disabled.
When the GEN bit is low, the NMI interrupt is ac-
tive but cannot cause a wake up from STOP/WAIT
modes.
This register is cleared on reset.
3.4.4 Interrupt sources
Interrupt
sources
available
on
the
ST62E80B/T80B are summarized in the Table 11
with associated mask bit to enable/disable the in-
terrupt request.
Table 11. Interrupt Requests and Mask Bits
70
-
LES
ESB
GEN
-
Peripheral
Register
Address
Register
Mask bit
Masked Interrupt Source
Interrupt
source
GENERAL
IOR
C8h
GEN
All Interrupts, excluding NMIAll
TIMER 1
TSCR1
D4h
ETI
TMZ: TIMER Overflow
source 3
A/D CONVERTER
ADCR
D1h
EAI
EOC: End of Conversion
source 4
SPI
C2h
ALL
End of Transmission
source 1
Port PAn
ORPA-DRPA
C0h-C4h
ORPAn-DRPAn
PAn pin
source 2
Port PBn
ORPB-DRPB
C1h-C5h
ORPBn-DRPBn
PBn pin
source 2
Port PCn
ORPC-DRPC
C6h-CFh
ORPCn-DRPCn
PCn pin
source 2
32kHz OSC
32OCR
DBh
EOSCI
OSCEOC
source 3
ARTIMER
ARMC
E5h
OVIE
CPIE
EIE
OVF: ARTIMER Overflow
CPF: Successful Compare
EF: Active edge on ARTIMin
source 3
UART
UARTCR
D7h
RXIEN
TXIEN
RXRDY: byte received
TXMT: byte sent
source 4
29