参数资料
型号: ST72511R6T1/XXX
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP64
封装: 14 X 14 MM, TQFP-64
文件页数: 20/164页
文件大小: 1043K
代理商: ST72511R6T1/XXX
ST72311R, ST72511R, ST72512R, ST72532R
116/164
CONTROLLER AREA NETWORK (Cont’d)
IDENTIFIER LOW REGISTERS (IDLRx)
Read/Write
Reset Value: Undefined
ID[2:0] are the least significant 3 bits of the 11-bit
message identifier.
RTR is the Remote Transmission Request bit. It is
set to indicate a remote frame and reset to indicate
a data frame.
DLC[3:0] is the Data Length Code. It gives the
number of bytes in the data field of the mes-
sage.The valid range is 0 to 8.
DATA REGISTERS (DATA0-7x)
Read/Write
Reset Value: Undefined
DATA[7:0] is amessage data byte. Upto eight such
bytes may be part of a message. Writing to byte
DATA7 initiates a transmit request and should al-
ways be done even when DATA7 is not part of the
message.
BUFFER CONTROL/STATUS REGs. (BCSRx)
Read/Write
Reset Value: 00h
Bit 3 = ACC
Acceptance Code
Read Only
Set by hardware with the id of the highest priority
filter which accepted the message stored in the
buffer.
ACC = 0: Match for Filter/Mask0. Possible match
for Filter/Mask1.
ACC = 1: No match for Filter/Mask0 and match for
Filter/Mask1.
Reset by hardware when either RDY or RXIF gets
reset.
Bit 2 = RDY
Message Ready
Read/Clear
Set by hardware to signal that a new error-free
message is available (LOCK = 0) or that a trans-
mission request is pending (LOCK = 1).
Cleared by software when LOCK = 0 to release
the buffer and to clear the corresponding RXIF bit
in the Interrupt Status Register.
Cleared by hardware when LOCK = 1 to indicate
that the transmission request has been serviced or
cancelled.
Bit 1 = BUSY
Busy Buffer
Read Only
Set by hardware when the buffer is being filled
(LOCK = 0) or emptied (LOCK = 1).
Reset by hardware when the buffer is not ac-
cessed by the CAN core for transmission nor re-
ception purposes.
Bit 0 = LOCK
Lock Buffer
Read/Set/Clear
Set by software to lock a buffer. No more message
can be received into the buffer thus preserving its
content and making it available for transmission.
Cleared by software to make the buffer available
for reception. Cancels any pending transmission
request.
Cleared by hardware once a message has been
successfully transmitted provided the early trans-
mit interrupt mode is on. Left untouched otherwise.
Note that in order to prevent any message corrup-
tion or loss of context, LOCK cannot be set nor re-
set while BUSY is set. Trying to do so will result in
LOCK not changing state.
70
ID2
ID1
ID0
RTR
DLC3
DLC2
DLC1
DLC0
70
DATA
7
DATA
6
DATA
5
DATA
4
DATA
3
DATA
2
DATA
1
DATA
0
70
0
ACC
RDY
BUSY
LOCK
相关PDF资料
PDF描述
ST72T511R7T1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP64
ST72T631L4M1 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34
SAB80C537-M 8-BIT, 12 MHz, MICROCONTROLLER, PQFP100
SAF-C504-2R40M 8-BIT, MROM, 40 MHz, MICROCONTROLLER, PQFP44
SAB-C517A-4R24M 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP100
相关代理商/技术参数
参数描述
ST72561K4 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST72589-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST72611F1 制造商:STMicroelectronics 功能描述:LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS,FLASH MEMORY, - Bulk
ST7263-EMU2 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
ST7265X-EVAL/MS 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk