- 您现在的位置：买卖IC网 > PDF目录69366 > ST72621L4T1 (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | ST72621L4T1 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44 |
| 封装： | TQFP-44 |
| 文件页数： | 96/134页 |
| 文件大小： | 815K |
| 代理商： | ST72621L4T1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页当前第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页
ST7262
64/134
SERIAL PERIPHERAL INTERFACE (Cont’d)
CONTROL/STATUS REGISTER (SPICSR)
Read/Write (some bits Read Only)
Reset Value: 0000 0000 (00h)
Bit 7 = SPIF
Serial Peripheral Data Transfer Flag
(Read only).
This bit is set by hardware when a transfer has
been completed. An interrupt is generated if
SPIE=1 in the CR register. It is cleared by a soft-
ware sequence (an access to the SR register fol-
lowed by a read or write to the DR register).
0: Data transfer is in progress or has been ap-
proved by a clearing sequence.
1: Data transfer between the device and an exter-
nal device has been completed.
Note: While the SPIF bit is set, all writes to the DR
register are inhibited.
Bit 6 = WCOL
Write Collision status (Read only).
This bit is set by hardware when a write to the DR
register is done during a transmit sequence. It is
cleared by a software sequence (see Figure 5).
0: No write collision occurred
1: A write collision has been detected
Bit 5 = OVR S
PI Overrun error (Read only).
This bit is set by hardware when the byte currently
being received in the shift register is ready to be
transferred into the SPIDR register while SPIF = 1
(See Section 0.1.4.8). An interrupt is generated if
SPIE = 1 in SPICR register. The OVR bit is cleared
by software reading the SPICSR register.
0: No overrun error
1: Overrun error detected
Bit 4 = MODF
Mode Fault flag (Read only).
This bit is set by hardware when the SS pin is
pulled low in master mode (see Section 0.1.4.7
Master Mode Fault). An SPI interrupt can be gen-
erated if SPIE=1 in the SPICR register. This bit is
cleared by a software sequence (An access to the
SPICSR register while MODF=1 followed by a
write to the SPICR register).
0: No master mode fault detected
1: A fault in master mode has been detected
Bits 3 = Reserved, must be kept cleared.
Bit 2 = SOD
SPI Output Disable.
This bit is set and cleared by software. When set it
disables the alternate function of the SPI output
(MOSI in master mode / MISO in slave mode)
0: SPI output not disabled
1: SPI output disabled
Bit 1 = SSM
SS Mode Selection.
This bit is set and cleared by software. When set, it
disables the alternate function of the SPI Slave
Select pin and use the SSI bit value instead.
0: Hardware mode (SS pin is used for Master/
Slave Selection).
1: Software mode (SSI bit is used for Master/Slave
Selection). SS is free to be used as a standard
I/O pin
Note: Master mode selection also depends on the
value of the MSTR bit in the SPICR register
Bit 0 = SSI
SS Internal Mode.
This bit is set and cleared by software. It replaces
pin SS of the SPI when bit SSM is set to 1. SSI bit
is active low slave select signal when SSM is set to
1.
0 : Slave selected
1 : Slave not selected
DATA I/O REGISTER (SPIDR)
Read/Write
Reset Value: Undefined
The SPIDR register is used to transmit and receive
data on the serial bus. In the master device only a
write to this register will initiate transmission/re-
ception of another byte.
Notes: During the last clock cycle the SPIF bit is
set, a copy of the received data byte in the shift
register is moved to a buffer. When the user reads
the serial peripheral data I/O register, the buffer is
actually being read.
Warning: A write to the SPIDR register places
data directly into the shift register for transmission.
A read to the SPIDR register returns the value lo-
cated in the buffer and not the content of the shift
register (see Figure 2).
70
SPIF
WCOL
OVR
MODF
-
SOD
SSM
SSI
70
D7
D6
D5
D4
D3
D2
D1
D0
1
相关PDF资料 |
PDF描述 |
|---|---|
| ST72632K2B1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72E631K4D0 | 8-BIT, UVPROM, 8 MHz, MICROCONTROLLER, PDIP32 |
| ST72633K1M1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO34 |
| ST7263BK1M1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO34 |
| ST72F63BE4M1 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST7263-EMU2 | 功能描述:仿真器/模拟器 ST7 Emulator Board RoHS:否 制造商:Blackhawk 产品:System Trace Emulators 工具用于评估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2 |
| ST7265X-EVAL/MS | 制造商:STMicroelectronics 功能描述:ST6 EVAL BD - Bulk |
| ST7265X-EVAL/PFD | 制造商:STMicroelectronics 功能描述:USB FLASH EVAL - Bulk |
| ST7266 | 制造商:6940 功能描述:ST7266 |
| ST7267C8T1L | 制造商:STMicroelectronics 功能描述: |
发布紧急采购，3分钟左右您将得到回复。