参数资料
型号: ST72F324LJ2T5
厂商: STMICROELECTRONICS
元件分类: 微控制器/微处理器
英文描述: 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP44
封装: 10 X 10 MM, TQFP-44
文件页数: 32/154页
文件大小: 3519K
代理商: ST72F324LJ2T5
ST72324Lxx
127/154
12.9 CONTROL PIN CHARACTERISTICS
12.9.1 Asynchronous RESET Pin
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
Figure 73. Typical Application with RESET pin 6)7)8)
Notes:
1. Data guaranteed by design, not tested in production.
2. Hysteresis voltage between Schmitt trigger switching levels.
3. The IIO current sunk must always respect the absolute maximum rating specified in Section 12.2.2 and the sum of IIO
(I/O ports and control pins) must not exceed IVSS.
4. To guarantee the reset of the device, a minimum pulse has to be applied to the RESET pin. All short pulses applied on
the RESET pin with a duration below th(RSTL)in can be ignored.
5. The reset network (the resistor and two capacitors) protects the device against parasitic resets, especially in noisy en-
vironments.
6. The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device
can be damaged when the ST7 generates an internal reset (watchdog).
7. Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below
the VIL max. level specified in Section 12.9.1 . Otherwise the reset will not be taken into account internally.
8. Because the reset circuit is designed to allow the internal RESET to be output in the RESET pin, the user must ensure
that the current source on the RESET pin (by an external pull-up for example) is less than the absolute maximum value
specified for IINJ(RESET) in Section 12.2.2 on page 111.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VIL
Input low level voltage 1)
Flash versions
0.16xVDD
V
ROM versions
0.3xVDD
VIH
Input high level voltage 1)
Flash versions
0.85xVDD
ROM versions
0.7xVDD
Vhys
Schmitt trigger voltage hysteresis 2)
2.5
VOL
Output low level voltage1)
IIO=+2mA
0.3
0.7
V
IIO
Output current on RESET pin when
driven low internally
2
mA
RON
Weak pull-up equivalent resistor
VDD=3V
50
82
150
k
tw(RSTL)out Generated reset pulse duration
Internal reset sources
13
30
721)
s
th(RSTL)in External reset pulse hold time
4)
2.5
s
tg(RSTL)in Filtered glitch duration
5)
200
ns
0.01
F
VDD
0.01
F
EXTERNAL
RESET
CIRCUIT 5)
USER
VDD
4.7k
Required
Recommended
ST72XXX
PULSE
GENERATOR
Filter
RON
VDD
WATCHDOG RESET
INTERNAL
RESET
1
相关PDF资料
PDF描述
ST72324BLJ4B5/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32
ST72324BLJ4B6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP32
ST72324BLJ4T1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72324BLJ4T5/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
ST72324BLJ4T6/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP44
相关代理商/技术参数
参数描述
ST72F324LJ2T5E 制造商:STMicroelectronics 功能描述:3 VOLT LEADFREE - Trays
ST72F324LJ2T5TR 功能描述:8位微控制器 -MCU 3V Range 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324LJ2T6 功能描述:8位微控制器 -MCU ST72F324L ST72324BL 3V RANGE 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324LJ4T6 功能描述:8位微控制器 -MCU ST72F324L ST72324BL 3V RANGE 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72F324LJ4T6TR 功能描述:8位微控制器 -MCU 3V Range 8B MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT