参数资料
| 型号： | ST78C36ACJ44-F |
| 厂商： | Exar Corporation |
| 文件页数： | 25/27页 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 16B 44PLCC |
| 标准包装： | 27 |
| 特点： | * |
| FIFO's： | 16 字节 |
| 规程： | 打印机 |
| 电源电压： | 5V |
| 带并行端口： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页
ST78C36/36A
7
REV. 5.1.0
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
3.4
CONTROL REGISTER ( DCR )
DCR Bit-0:
The complement of this bit drives -STROBE, and the complement of the pad state is returned for read.
DCR Bit-1:
The complement of this bit drives -AUTOFD, and the complement of the pad state is returned for read.
DCR Bit-2:
This bit drives INIT, and the pad state is returned for read.
DCR Bit-3:
The complement of this bit drives -SLCTIN, and the complement of the pad state is returned for read.
DCR Bit-4:
Ack Interrupt Enable set to a high will generate an interrupt when -ACK is low. When either returns to a high
state, this interrupt source will go in-active. This interrupt is not pulsed.
DCR Bit-5:
Peripheral port direction, OUT = 0 and IN = 1.
This bit is forced to logic zero by ECR modes 000 or 010. It can be written only in ECR mode 001, and will
maintain that state if the ECR mode is changed to 011, 100, or 110. This bit must be set low for EPP mode,
which allows the host to control direction with -IOR and -IOW. The final port direction also drives PDIR.
DCR Bits 6-7:
Reserved, logic zero.
3.5
EPP ADDRESS PORT ( EPP-APort )
When EPP mode is enabled, a host read or write with this port will result in a data transfer directly to/from the
peripheral with -SLCTIN active. Direction is set by host read/write and will drive -STROBE low during a write if
DCR bit 5 (DIR) is not set high.
3.6
EPP DATA PORT (EPP-DPort )
When EPP mode is enabled, a host read or write with this port will result in a data transfer directly to/from the
peripheral with -AUTOFD active. Direction is set by host read/write and will drive -STROBE low during a write
if DCR bit 5 (DIR) is not set high.
3.7
PARALLEL PORT DATA ( C-FIFO )
This port is available for programmed I/O and DMA access. Data written to this port is stored in the FIFO if
FIFO-F = 0 and will be lost if FIFO-F = 1.
Data written to this port will be automatically transferred to the peripheral with -STROBE handshaking with
BUSY. This port is only defined for write, host reads will interfere with FIFO read sequencing.
3.8
ECP DATA FIFO ( ECP-DFIFO )
This port is available for programmed I/O and DMA access. Data written to this port is stored in the FIFO if
FIFO-F = 0 and will be lost if FIFO-F = 1. A 9th FIFO bit (tag) is set high on write.
Data read from this port will undergo de-compression if the FIFO tag bit and data bit-7 are both low. The byte
containing the RLE count is loaded into the RLE counter and the succeeding byte in the FIFO will be returned
to the host RLE count + 1 times before the FIFO read address is incremented. If a FIFO under-run is incurred
during host read, the last data byte is returned and FIFO-E remains coherent.
相关PDF资料 |
PDF描述 |
|---|---|
| SW06GSZ-REEL | IC SWITCH QUAD SPST 16SOIC |
| SX1501I087TRT | IC GPIO EXPANDER I2C 4CH 20QFN |
| SX1504I087TRT | IC GPIO EXPANDER I2C 4CH 20QFN |
| SX1509BULTRT | IC GPIO EXPANDER I2C 16CH 28QFN |
| SX8722I070TRLF | IC ZOOMING ADC 10BIT 16CH 44MLPQ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST78C36ACJ44TR-F | 制造商:Exar Corporation 功能描述:UART 1-CH 16Byte FIFO 5V 44-Pin PLCC T/R 制造商:Exar Corporation 功能描述:ST78C36ACJ44TR-F |
| ST78C36CJ-0A-EVB | 功能描述:界面开发工具 Supports 78C36 44 ld PLCC, ISA Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| ST78C36CJ44 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral Interface |
| ST78C36CJ44F | 制造商:N/A 功能描述:NEW |
| ST78C36CJ44-F | 功能描述:接口 - 专用 UART RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59 |
发布紧急采购，3分钟左右您将得到回复。