参数资料
型号: ST78C36ACJ44-F
厂商: Exar Corporation
文件页数: 9/27页
文件大小: 0K
描述: IC UART FIFO 16B 44PLCC
标准包装: 27
特点: *
FIFO's: 16 字节
规程: 打印机
电源电压: 5V
带并行端口:
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC(16.59x16.59)
包装: 管件
TABLE 9: “ECP MODE” SIGNAL DESCRIPTION
SIGNAL NAME SIGNAL TYPE ECP MODE NAME
DESCRIPTION
-STROBE
O
HostClk
Used with PeriphAck to transfer data or address information in the for-
ward direction.
-AUTOFD
O
HostAck
Provides Command / Data status in the forward direction. Used with
PeriphClk to transfer data in the reverse direction.
-SLCTIN
O
1284Active
Set high when host is in a 1284 transfer mode.
INIT
O
-ReverseReq
Driven low to put the channel in reverse direction.
-ACK
I
PeriphClk
Used with HostAck to transfer data in the reverse direction.
BUSY
I
PeriphAck
Used with HostClk to transfer data or address information in the forward
direction. Provides Command / Data status in the reverse direction.
PE
I
-AckReverse
Driven low to acknowledge ReverseRequest.
SLCT
I
Xflag
Extensibility flag.
-ERROR
I
-PeriphReq
Set low by peripheral to indicate that reverse dat is available.
PD0-PD7
I/O
D0-D7
Bi-directional data lines.
ST78C36/36A
17
REV. 5.1.0
ECP/EPP PARALLEL PRINTER PORT WITH 16-BYTE FIFO
5.3
ECP Mode Forward Data and Command Transfer Cycle
Host places data on the data lines and indicates a data cycle by setting HostAck high.
Host asserts HostClk low to indicate valid data.
Peripheral acknowledge host by setting PeriphAck high.
Host sets HostClk high. This is the edge that should be used to clock the data in to the peripheral.
Peripheral sets PeriphAck low to indicate that it is ready for the next byte.
The cycle repeats, but this time it is command cycle because HostAck is low.
5.4
ECP Mode Reverse Data and Command Transfer Cycle
The Host requests a reverse channel transfer by setting -ReverseReq low.
The peripheral signals that it is okay to proceed by setting -AckReverse low.
The peripheral places data on the data lines and indicates a data cycle by setting PeriphAck high.
Peripheral asserts PeriphClk low to indicate valid data.
Host acknowledges by setting HostAck high.
Peripheral sets PeriphClk high. This is the edge that should be used to clock the data in to the host.
Host sets HostAck low to indicate that it is ready for the next byte.
The cycle repeats, but this time it is a Command cycle because PeriphAck is low.
相关PDF资料
PDF描述
SW06GSZ-REEL IC SWITCH QUAD SPST 16SOIC
SX1501I087TRT IC GPIO EXPANDER I2C 4CH 20QFN
SX1504I087TRT IC GPIO EXPANDER I2C 4CH 20QFN
SX1509BULTRT IC GPIO EXPANDER I2C 16CH 28QFN
SX8722I070TRLF IC ZOOMING ADC 10BIT 16CH 44MLPQ
相关代理商/技术参数
参数描述
ST78C36ACJ44TR-F 制造商:Exar Corporation 功能描述:UART 1-CH 16Byte FIFO 5V 44-Pin PLCC T/R 制造商:Exar Corporation 功能描述:ST78C36ACJ44TR-F
ST78C36CJ-0A-EVB 功能描述:界面开发工具 Supports 78C36 44 ld PLCC, ISA Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
ST78C36CJ44 制造商:未知厂家 制造商全称:未知厂家 功能描述:Peripheral Interface
ST78C36CJ44F 制造商:N/A 功能描述:NEW
ST78C36CJ44-F 功能描述:接口 - 专用 UART RoHS:否 制造商:Texas Instruments 产品类型:1080p60 Image Sensor Receiver 工作电源电压:1.8 V 电源电流:89 mA 最大功率耗散: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:BGA-59