- 您现在的位置：买卖IC网 > PDF目录98147 > STCD1020RDG6E (STMICROELECTRONICS) PLL BASED CLOCK DRIVER, PDSO8 PDF资料下载
参数资料
| 型号： | STCD1020RDG6E |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, PDSO8 |
| 封装： | 2 X 2 MM, ROHS COMPLIANT, TDFN-8 |
| 文件页数： | 4/40页 |
| 文件大小： | 1775K |
| 代理商： | STCD1020RDG6E |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
Application information
STCD1020, STCD1030, STCD1040
Figure 8.
Typical application circuit using STCD1040 for baseband peripherals in
mobile phone
3.2
Connection of the source clock to MCLK
If the output of the clock source voltage level is within the supply rails of the STCD1020,
STCD1030 and STCD1040, the output of the source clock should be connected directly to
the MCLK of the clock distribution circuits. This is described in Figure 9. The direct
connection of the source clock is the common case and a DC-CUT capacitor is saved on
PCB.
Figure 9.
Direct connection of the source clock
Note:
The input clock voltage level of the STCD1020, STCD1030, and STCD1040 cannot exceed
the supply rails when it is directly connected to the source clock. If it is needed to connect a
source clock with the voltage level exceeds the supply rails of the clock distribution circuits,
the user needs to connect a DC-CUT capacitor serially as shown in Figure 10. A voltage
divider formed by a resistor string is also needed to set a proper DC bias for the clock input
GND
CLK1
EN1
CLK2
EN2
CLK3
EN3
CLK4
VCC
BT_External_Req
VCC
MCLK
VCTCXO
STCD1040 EN4
Inter
nal_Req
Bluetooth
WLAN
GPS
Other
device
ai13955
ai13956
STCD1020
STCD1030
STCD1040
VCTCXO
MCLK
OUT
VCC
相关PDF资料 |
PDF描述 |
|---|---|
| STCD23300F35F | 2330 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCD23100F35F | 2310 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA12 |
| STCL1120YBFCWY5 | 12 MHz, OTHER CLOCK GENERATOR, PDSO5 |
| STE10/100E | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP128 |
| STEL-1173/CM | 8-BIT, DSP-NUM CONTROLLED OSCILLATOR, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STCD1020RDG6F | 功能描述:时钟缓冲器 MULTI-CHANNEL CLOCK DISTRIBUTION CIRCUIT RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| STCD1020RDH6E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDH6F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDM6E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
| STCD1020RDM6F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:Multichannel clock distribution circuit |
发布紧急采购，3分钟左右您将得到回复。