- 您现在的位置：买卖IC网 > PDF目录98149 > STPCI2HEYI (STMICROELECTRONICS) MULTIFUNCTION PERIPHERAL, PBGA516 PDF资料下载
参数资料
| 型号： | STPCI2HEYI |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 外设及接口 |
| 英文描述： | MULTIFUNCTION PERIPHERAL, PBGA516 |
| 封装： | PLASTIC, BGA-516 |
| 文件页数： | 25/109页 |
| 文件大小： | 2430K |
| 代理商： | STPCI2HEYI |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页
STPC ATLAS
22/109
Issue 1.1 - March 23, 2004
2.2. SIGNAL DESCRIPTIONS
2.2.1. BASIC CLOCKS AND RESETS
SYSRSTI# System Reset/Power good. This input
is low when the reset switch is depressed.
Otherwise, it reflects the power supply’s power
good signal. PWGD is asynchronous to all clocks,
and acts as a negative active reset. The reset
circuit initiates a hard reset on the rising edge of
PWGD.
Note that while Reset is being asserted, the
signals on the device pins are in an unknown
state.
SYSRSTO# Reset Output to System. This is the
system reset signal and is used to reset the rest of
the components (not on Host bus) in the system.
The ISA bus reset is an externally inverted
buffered version of this output and the PCI bus
reset is an externally buffered version of this
output.
XTALI 14.3 MHz Crystal Input
XTALO 14.3 MHz Crystal Output. These pins are
provided for the connection of an external 14.318
MHz crystal to provide the reference clock for the
internal frequency synthesizer, from which the
HCLK and CLK24M signals are generated.
PCI_CLKI 33 MHz PCI Input Clock. This signal
must be connected to a clock generator and is
usually connected to PCI_CLKO.
PCI_CLKO 33 MHz PCI Output Clock. This is the
master PCI bus clock output.
ISA_CLK ISA Clock Output (also Multiplexer
Select Line For IPC). This pin produces the Clock
signal for the ISA bus. It is also used with
ISA_CLK2X as the multiplexer control lines for the
Interrupt Controller Interrupt input lines. This is a
divided down version of the PCICLK or OSC14M.
ISA_CLKX2 ISA Clock Output (also Multiplexer
Select Line For IPC). This pin produces a signal at
twice the frequency of the ISA bus Clock signal. It
is also used with ISA_CLK as the multiplexer
control lines for the Interrupt Controller Interrupt
input lines.
CLK14M ISA bus synchronisation clock. This is
the buffered 14.318 MHz clock to the ISA bus.
HCLK Host Clock. This is the host clock. Its
frequency can vary from 25 to 66 MHz. All host
transactions
and
PCI
transactions
are
synchronized to this clock. Host transactions
executed by the DRAM controller are also driven
by this clock.
DEV_CLK 24 MHz Peripheral Clock (floppy
drive). This 24 MHz signal is provided as a
convenience for the system integration of a Floppy
Disk driver function in an external chip. This clock
signal is not available in Local Bus mode.
DCLK 135 MHz Dot Clock. This is the dot clock,
which drives graphics display cycles. Its frequency
can be as high as 135 MHz, and it is required to
have a worst case duty cycle of 60-40. For further
details, refer to Section 3.1.4. bit 4.
2.2.2. MEMORY INTERFACE
MCLKI Memory Clock Input. This clock is driving
the SDRAM controller, the graphics engine and
display controller. This input should be a buffered
version of the MCLKO signal with the track lengths
between the buffer and the pin matched with the
track lengths between the buffer and the Memory
Banks.
MCLKO Memory Clock Output. This clock drives
the Memory Banks on board and is generated
from an internal PLL.
CS#[1:0] Chip Select These signals are used to
disable or enable device operation by masking or
enabling all SDRAM inputs except MCLK, CKE,
and DQM.
CS#[2]/MA[11] Chip Select/Bank Address This
pin is CS#[2] in the case when 16-Mbit devices are
used. For all other densities, it becomes MA[11].
CS#[3]/MA[12]/BA[1]
Chip
Select/
Memory
Address/ Bank Address This pin is CS#[3] in the
case when 16 Mbit devices are used. For all other
densities, it becomes MA[12] when 2 internal
banks devices are used and BA[1] when 4 internal
bank devices are used.
MA[10:0] Memory Address. Multiplexed row and
column address lines.
BA[0] Bank Address. Internal bank address line.
MD[63:0] Memory Data. This is the 64-bit memory
data bus. This bus is also used as input at the
rising edge of SYSRSTI# to latch in power-up
configuration information into the ADPC strap
registers.
RAS#[1:0] Row Address Strobe. There are two
active-low row address strobe output signals. The
RAS# signals drive the memory devices directly
without any external buffering.
相关PDF资料 |
PDF描述 |
|---|---|
| STPCI2HDYC | MULTIFUNCTION PERIPHERAL, PBGA516 |
| STPIC6C595M | 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| STR710RZT6 | 32-BIT, FLASH, 66 MHz, RISC MICROCONTROLLER, PQFP144 |
| STUF32864EHLFT | SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96 |
| STV3208CV | 9-BIT, DSP-FAST COSINE TRANSFRM PROCESSOR, PQFP44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| STPCINDUSTRIAL | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:PC Compatible Embedded Microprocessor |
| STP-CN04 | 功能描述:烙铁 Cartridge Conical 0.4mm (0.016in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included |
| STP-CN05 | 功能描述:烙铁 Cartridge Conical 0.5mm (0.02in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included |
| STP-CN10 | 功能描述:烙铁 Cartridge Conical 1mm (0.039in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included |
| STP-CNB04 | 功能描述:烙铁 Cartridge Conical Bent 0.4mm (0.016in) RoHS:否 制造商:Weller 产品:Soldering Stations 类型:Digital, Iron, Stand, Cleaner 瓦特:50 W 最大温度:+ 850 F 电缆类型:US Cord Included |
发布紧急采购，3分钟左右您将得到回复。