参数资料
| 型号： | SY89537LMY TR |
| 厂商： | Micrel Inc |
| 文件页数： | 9/19页 |
| 文件大小： | 0K |
| 描述： | IC SYNTHESIZER/FANOUT BUFF 44MLF |
| 标准包装： | 1,000 |
| 系列： | Precision Edge® |
| 类型： | 时钟/频率合成器 |
| PLL： | 是 |
| 输入： | CMOS，HSTL，LVDS，LVPECL，LVTTL，SSTL，晶体 |
| 输出： | LVDS，LVPECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:7 |
| 差分 - 输入:输出： | 是/是 |
| 频率 - 最大： | 756MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.375 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-VFQFN 裸露焊盘，44-MLF? |
| 供应商设备封装： | 44-MLF?（7x7） |
| 包装： | 带卷 (TR) |
Micrel, Inc.
SY89537L
December 2007
M9999-121207-B
hbwhelp@micrel.com or (408) 955-1690
17
Output Bank and Frequency Control
There are five independently programmable output
frequency banks, four differential LVPECL output
banks and one differential LVDS output bank with
three output pairs. Each bank has frequency control
SELx and Enx to generate different divider ratios (see
“PECL and LVDS Output and Frequency Select”
Tables). It can be programmed for pass-through,
internal divided VCO clock divide-by- /2, /8 or disable
state. When disabled, the non-inverted output goes to
static LOW and the inverted output goes to static
HIGH.
Output Logic Characteristics
See “Output Termination Recommendations” for
proper termination. When LVPECL single-ended
output is desired, the unused complimentary output
should be terminated. Unused LVPECL output pairs
can be left floating. LVDS output pairs should be
terminated with 100 across the pair. In order to
minimize jitter and skew, unused LVDS output banks
and unused LVDS output pairs should be terminated
with 100 across each pair.
LVPECL Outputs:
Typical voltage swing is 800mV into 50.
Common mode voltage is VCCO–1.3V.
LVDS Outputs:
Typical voltage swing is 325mV into 100.
Common mode voltage is 1.2V.
Output Termination Recommendations
LVPECL
LVPECL has high input impedance, very low output
(open emitter) impedance, and small signal swing
which results in low EMI. LVPECL is ideal for driving
50-and-100-controlled
impedance
transmission
lines. There are several techniques for terminating the
LVPECL output: Parallel Termination Thevenin-
Equivalent, Parallel Termination (3-resistor), and AC-
coupled termination. Unused output pairs may be left
floating. However, single-ended outputs must be
terminated, or balanced.
Figure 12a. Parallel Thevenin-Equivalent
Figure 12b. Parallel Termination
LVDS
LVDS specifies a small swing of 325mV typical, on a
nominal 1.2V common mode above ground. The
common mode voltage has tight limits to permit large
variations in ground between an LVDS driver and
receiver. Also, change in common mode voltage, as a
function of data input, is kept to a minimum, to keep
EMI low.
Figure 13a. LVDS Differential Measurement
Figure 13b. LVDS Common Mode Measurement
相关PDF资料 |
PDF描述 |
|---|---|
| VI-B7Z-MX-F4 | CONVERTER MOD DC/DC 2V 30W |
| 74ACT139PC | IC DECODER/DEMUX 2OF4 16-DIP |
| VI-B7X-MY-F1 | CONVERTER MOD DC/DC 5.2V 50W |
| V28A24H200B3 | CONVERTER MOD DC/DC 24V 200W |
| SY89426JY TR | IC SYNTHESIZER CLK SONET 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SY89538L | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
| SY89538L_06 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
| SY89538L_08 | 制造商:MICREL 制造商全称:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer |
| SY89538LHG | 功能描述:IC SYNTH/BUFF LVPECL/LVDS 64TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:Precision Edge® 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
| SY89538LHG TR | 功能描述:IC SYNTHESIZR LVPECL/LVDS 64TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:Precision Edge® 产品变化通告:Product Discontinuation 04/May/2011 标准包装:96 系列:- 类型:时钟倍频器，零延迟缓冲器 PLL:带旁路 输入:LVTTL 输出:LVTTL 电路数:1 比率 - 输入:输出:1:8 差分 - 输入:输出:无/无 频率 - 最大:133.3MHz 除法器/乘法器:是/无 电源电压:3 V ~ 3.6 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:管件 其它名称:23S08-5HPGG |
发布紧急采购，3分钟左右您将得到回复。