- 您现在的位置：买卖IC网 > PDF目录361344 > T436432B-6SG (TM Technology, Inc.) 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM PDF资料下载
参数资料
| 型号： | T436432B-6SG |
| 厂商： | TM Technology, Inc. |
| 英文描述： | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| 中文描述： | 200万× 32内存为512k × 32 x 4Banks同步DRAM |
| 文件页数： | 18/72页 |
| 文件大小： | 731K |
| 代理商： | T436432B-6SG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
TE
CH
tm
Electrical Characteristics and Recommended A.C. Operating Conditions
(V
DD
= 3.3V
±
0.3V, Ta = 0~70°C) (Note: 5, 6, 7, 8)
T436432B
TM Technology Inc. reserves the right
P. 18
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
- 5/5.5/6/7/8/10
Min.
Symbol
t
RC
A.C. Parameter
Max.
Unit Note
Row cycle time
(same bank)
Row activate to row activate delay
(different banks)
RAS# to CAS# delay
(same bank)
Precharge to refresh/row activate command (same
bank)
Row activate to precharge time
(same bank)
Clock cycle time
55/55/60/70/80/100
9
t
RRD
10/11/12/14/16/20
9
t
RCD
18/18/18/21/24/30
9
t
RP
15/16.5/18/21/24/30
9
t
RAS
35/38.5/42/49/56/70
100,000
9
t
CK2
t
CK3
CL* = 2
-/-/10/10/ - / -
CL* = 3
5/5.5/6/7/8/10
ns
t
AC2
Access time from CLK
CL* = 2
-/-/6/6/-/-
9
t
AC3
(positive edge)
CL* = 3
4.5/5/5.5/5.5/6/6
t
OH
Data output hold time
2/2/2/2.5/2.5/2.5
9
t
CH
Clock high time
2/2/2.5/3/3/3.5
10
t
CL
Clock low time
2/2/2.5/3/3/3.5
10
t
IS
Data/Address/Control Input set-up time
1.5/1.5/1.5/1.75/2/2.5
10
t
IH
Data/Address/Control Input hold time
1
10
t
LZ
Data output low impedance
1
9
t
HZ2
Data output high impedance
CL* = 2
-/-/6/6/-/-
t
HZ3
CL* = 3
4.5/5/5.5/5.5/6/6
8
t
WR
Write recovery time
2
t
CCD
CAS# to CAS# Delay time
2/1/1/1/1/1
CLK
t
MRS
Mode Register Set cycle time
2
* CL is CAS# Latency.
Note:
1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V
SS
. VIL(Max) = VDDQ+1.0V for pulse width < 2ns. VIL(Min) = -1.0V for pulse
width < 2.0ns
3. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value
of t
CK
and t
RC
. Input signals are changed one time during t
CK
.
4. These parameters depend on the output loading. Specified values are obtained with the output open.
5. Power-up sequence is described in Note 11.
相关PDF资料 |
PDF描述 |
|---|---|
| T436432B-7S | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-7SG | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-8S | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-8SG | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B | 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T436432B-7S | 制造商:TMT 制造商全称:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-7SG | 制造商:TMT 制造商全称:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-8S | 制造商:TMT 制造商全称:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T436432B-8SG | 制造商:TMT 制造商全称:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM |
| T4365 250 | 制造商:CK tools 功能描述:WRENCH 10 制造商:CK tools 功能描述:WRENCH, 10 |
发布紧急采购，3分钟左右您将得到回复。