参数资料
| 型号： | T89C51CC02UA-TISIM |
| 厂商： | Atmel |
| 文件页数： | 138/159页 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU FLASH 16K 28SOIC |
| 标准包装： | 27 |
| 系列： | AT89C CAN |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | CAN，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 20 |
| 程序存储器容量： | 16KB（16K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 2K x 8 |
| RAM 容量： | 512 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 3 V ~ 5.5 V |
| 数据转换器： | A/D 8x10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 包装： | 管件 |
| 配用： | AT89STK-06-ND - KIT DEMOBOARD 8051 MCU W/CAN |
| 其它名称： | T89C51CC02UATISIM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页当前第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
8
AT/T89C51CC02
4126L–CAN–01/08
Read-Modify-Write
Instructions
Some instructions read the latch data rather than the pin data. The latch based instruc-
tions read the data, modify the data and then rewrite the latch. These are called ’Read-
Modify-Write’ instructions. Below is a complete list of these special instructions (See
Table 1). When the destination operand is a Port or a Port bit, these instructions read
the latch rather than the pin:
It is not obvious that the last three instructions in this list are Read-Modify-Write instruc-
tions. These instructions read the port (all 8 bits), modify the specifically addressed bit
and write the new byte back to the latch. These Read-Modify-Write instructions are
directed to the latch rather than the pin in order to avoid possible misinterpretation of
voltage (and therefore, logic) levels at the pin. For example, a Port bit used to drive the
base of an external bipolar transistor cannot rise above the transistor’s base-emitter
junction voltage (a value lower than VIL). With a logic one written to the bit, attempts by
the CPU to read the Port at the pin are misinterpreted as logic zero. A read of the latch
rather than the pins returns the correct logic one value.
Quasi Bi-directional Port
Operation
Port 1, Port 3 and Port 4 have fixed internal pull-ups and are referred to as ’quasi-bidi-
rectional’ Ports. When configured as an input, the pin impedance appears as logic one
and sources current in response to an external logic zero condition. Resets write logic
one to all Port latches. If logical zero is subsequently written to a Port latch, it can be
returned to input conditions by a logic one written to the latch.
Note:
Port latch values change near the end of Read-Modify-Write insruction cycles. Output
buffers (and therefore the pin state) are updated early in the instruction after Read-Mod-
ify-Write instruction cycle.
Logical zero-to-one transitions in Port 1, Port 3 and Port 4 use an additional pull-up (p1)
to aid this logic transition See Figure 2. This increases switch speed. This extra pull-up
sources 100 times normal internal circuit current during 2 oscillator clock periods. The
internal pull-ups are field-effect transistors rather than linear resistors. Pull-ups consist
of three p-channel FET (pFET) devices. A pFET is on when the gate senses logic zero
and off when the gate senses logic one. pFET #1 is turned on for two oscillator periods
immediately after a zero-to-one transition in the Port latch. A logic one at the Port pin
turns on pFET #3 (a weak pull-up) through the inverter. This inverter and pFET pair form
a latch to drive logic one. pFET #2 is a very weak pull-up switched on whenever the
Table 1. Read/Modify/Write Instructions
Instruction
Description
Example
ANL
Logical AND
ANL P1, A
ORL
Logical OR
ORL P2, A
XRL
Logical EX-OR
XRL P3, A
JBC
Jump if bit = 1 and clear bit
JBC P1.1, LABEL
CPL
Complement bit
CPL P3.0
INC
Increment
INC P2
DEC
Decrement
DEC P2
DJNZ
Decrement and jump if not zero
DJNZ P3, LABEL
MOV Px.y, C
Move carry bit to bit y of Port x
MOV P1.5, C
CLR Px.y
Clear bit y of Port x
CLR P2.4
SET Px.y
Set bit y of Port x
SET P3.3
相关PDF资料 |
PDF描述 |
|---|---|
| T89C51CC02UA-SISIM | IC 8051 MCU FLASH 16K 28PLCC |
| PIC18LF27J53-I/SS | IC PIC MCU 128KB FLASH 28SSOP |
| T89C51CC02UA-RATIM | IC 8051 MCU FLASH 16K 32VQFP |
| DSPIC33FJ16MC304-I/PT | IC DSPIC MCU/DSP 16K 44TQFP |
| T89C51CC02CA-TISIM | IC 8051 MCU FLASH 16K 28SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| T89C51IC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with Flash and I2C Interface |
| T89C51IC2 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with Flash and I2C Interface |
| T89C51IC2-RLTIL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with Flash and I2C Interface |
| T89C51IC2-RLTIM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with Flash and I2C Interface |
| T89C51IC2-SLSCM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with Flash and I2C Interface |
发布紧急采购，3分钟左右您将得到回复。