参数资料
型号: TAS5026APAGR
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封装: GREEN, PLASTIC, TQFP-64
文件页数: 8/64页
文件大小: 936K
代理商: TAS5026APAGR
Architecture Overview
10
SLES068A—February 2003—Revised January 2004
TAS5026A
Table 22. Master and Slave Clock Modes
DESCRIPTION
M_S
DBSPD
XTL_IN
(MHz)
MCLK_IN
(MHz)
SCLK
(MHz)
k
LRCLK
(kHz)
MCLK_OUT
(MHz)#
Internal PLL, master, normal speed
1
0
8.192
-
2.048
32
8.192
Internal PLL, master, normal speed
1
0
11.2896
-
2.8224
44.1
11.2896
Internal PLL, master, normal speed
1
0
12.288
-
3.072
48
12.288
Internal PLL, master, double speed
1
-
22.5792§
5.6448
88.2
22.5792
Internal PLL, master, double speed
1
-
24.576§
6.144
96
24.576
Internal PLL, master, quad speed
1
0
-
22.5792
11.2896
176.4
22.5792
Internal PLL, master, quad speed
1
0
-
24.576
12.288
192
24.576
Internal PLL, slave, normal speed
0
-
8.192§
2.0484
32
Digital GND
Internal PLL, slave, normal speed
0
-
11.2896§
2.8224
44.1
Digital GND
Internal PLL, slave, normal speed
0
-
12.288§
3.072
48
Digital GND
Internal PLL, slave, double speed
0
1
-
22.5792
5.6448
88.2
Digital GND
Internal PLL, slave, double speed
0
1
-
24.576§
6.144
96
Digital GND
Internal PLL, slave, quad speed ||
0
-
22.5792§
11.2896
176
Digital GND
Internal PLL, slave, quad speed ||
0
-
24.576§
12.288
192
Digital GND
A crystal oscillator is connected to XTL_IN.
MCLK_IN tied low when input to XTL_IN is provided; XTL_IN tied low when MCLK_IN_IN is provided.
§ External MCLK_IN connected to MCLK_IN_IN input
SCLK and LRCLK are outputs when M_S = 1, and inputs when M_S = 0.
# MCLK_OUT is driven low when M_S = 0.
|| Quad-speed mode is detected automatically.
kSCLK can be 48 or 64 times Fs
Table 23. LRCLK and MCLK_IN Rates
NORMAL SPEED (kHz)
DOUBLE SPEED (kHz)
QUAD SPEED (kHz)
LRCLK
1 Fs
32
44.1
48
1 Fs
64
88.2
96
1 Fs
176.4
192
MCLK_IN
256 Fs
8,192
11,289.6
12,288
256 Fs
16,384
22,579.2
24,576
128 Fs
22,579.2
24,576
2.1.5 PLL External Filter
A low jitter PLL produces the internal timing of the TAS5026A (when in master mode), the master clock, SCLK,
and LRCLK. Connections for the PLL external filter are provided through PLL_FLT_OUT and PLL_FLT_RET
as shown in Figure 22.
PLL_FLT_OUT
TAS5026A
PLL_FLT_RET
220
47 nF
4.7 nF
Figure 22. PLL External Filter
相关PDF资料
PDF描述
TAS5026APAGRG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026CPAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAGG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
相关代理商/技术参数
参数描述
TAS5026APAGRG4 功能描述:音频 DSP 6Ch Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
TAS5026CPAG 制造商:TI 制造商全称:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5026IPAG 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube
TAS5026IPAGG4 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube
TAS5026IPAGR 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube