参数资料
型号: TAS5026APAGRG4
厂商: TEXAS INSTRUMENTS INC
元件分类: 消费家电
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封装: GREEN, PLASTIC, TQFP-64
文件页数: 7/64页
文件大小: 936K
代理商: TAS5026APAGRG4
Architecture Overview
9
SLES068A—February 2003—Revised January 2004
TAS5026A
XO
TAS5026A
OSC
MACRO
rd
C1
XI
C2
AVSS
rd = Drive level control resistor crystal vendor specified
CL = Crystal load capacitance (capacitance of circuitry between the two terminals of the crystal)
CL = (C1 x C2 )/(C1 + C2 ) + CS (where CS = board stray capacitance ~ 3 pF)
Example: Vendor recommended CL = 18 pF, CS = 3 pF ≥ C1 = C2 = 2 x (183) = 30 pF
Figure 21. Crystal Circuit
2.1.4 Clock Slave Mode
In the slave mode (M_S = 0), the master clock, LRCLK, and SCLK are inputs to the TAS5026A. The master
clock is supplied through the MCLK_IN terminal.
As in the master mode, the TAS5026A device develops its internal timing from the internal phase-locked loop
(PLL). The reference clock for the PLL is provided by the input to the MCLK_IN terminal. This input is at a
frequency of 256 times (128 in quad mode) the input data rate. The SCLK frequency is 48 or 64 times the data
sample rate. The LRCLK frequency is the data sample rate. The TAS5026A does not require any specific
phase relationship between SRCLK and MCLK_IN, but there must be synchronization. The TAS5026A
monitors the relationship between MCLK, SCLK and LRCLK. The TAS5026A detects if any of the three clocks
are absent, if the LRCLK rate changes more than 10 MCLK cycles since the last device reset or clock error,
or if the MCLK frequency is changing substantially with respect to the PLL frequency.
When a clock error is detected, the TAS5026A performs a clock error management sequence.
The clock error management sequence temporarily suspends processing, places the PWM outputs in a hard
mute (PWM_P outputs are low; PWM_M outputs are high, and all VALID signals are low), resets all internal
processes, sets the volumes to mute, and suspends all I2C operations.
When the error condition is corrected, the TAS5026A exits the clock error sequence by performing a partial
re-initialization, noiselessly restarting the PWM output, and ramping the volume up to the level specified in
the volume control registers. This sequence is performed over a 60-ms interval. The TAS5026A preserves
all control register settings that were set prior to the clock interruption.
If a clock error occurs while the ERR_RCVRY terminal is asserted (low), the TAS5026A performs the error
management sequence up to the unmute sequence. In this case, the volume remains at full attenuation with
the PWM output at a 50% duty cycle. The volume can be restored from this latched mute state by triggering
a mute/unmute sequence by asserting and releasing MUTE either by using the terminal, the system control
register X01 D4, or the individual channel mute register D5D0.
Alternatively, the TAS5026A can be prevented from entering the latched mute state following a clock error
when the ERR_RCVRY terminal or the error recovery I2C command (register X03 bit D2) is active by writing
x7F to the individual error recovery register (x04) and a x84 to x1F (a feature enable register).
相关PDF资料
PDF描述
TAS5026CPAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAGR SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAG SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026PAGG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
TAS5026IPAGRG4 SPECIALTY CONSUMER CIRCUIT, PQFP64
相关代理商/技术参数
参数描述
TAS5026CPAG 制造商:TI 制造商全称:Texas Instruments 功能描述:SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5026IPAG 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube
TAS5026IPAGG4 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube
TAS5026IPAGR 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube
TAS5026IPAGRG4 功能描述:多媒体杂项 Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 类型: 通道数量: 转换速率:540 Mbps 分辨率: 封装 / 箱体:SOIC-16 封装:Tube