- 您现在的位置：买卖IC网 > PDF目录98160 > TAS5086DBTR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO38 PDF资料下载
参数资料
| 型号： | TAS5086DBTR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| 封装： | GREEN, TSSOP-38 |
| 文件页数： | 44/47页 |
| 文件大小： | 814K |
| 代理商： | TAS5086DBTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页
TAS5086 Bus-Related Characteristics of the SDA and SCL I/O Stages for F/S-Mode I
2C-Bus
SDA
SCL
tf
tSU-DAT
tHD-STA
tr
tBUF
tSU-STO
P
S
tSP
tSU-STA
Sr
tHIGH
tHD-DAT
tLOW
tr
tHD-STA
S
tf
T0114-01
SLES131C – FEBRUARY 2005 – REVISED JUNE 2008 ................................................................................................................................................... www.ti.com
Devices
All values are referred to VIHmin and VILmax (see TAS5086 Pin-Related Characteristics of the SDA and SCL I/O Stages for
A
STANDARD MODE
FAST MODE
PARAMETER
TEST CONDITIONS
UNIT
MIN
MAX
MIN
MAX
fSCL
SCL clock frequency
0
100
0
400
kHz
Hold time (repeated) START condition.
tHD-STA
After this period, the first clock pulse is
4
0.6
s
generated.
tLOW
LOW period of the SCL clock
4.7
1.3
s
tHIGH
HIGH period of the SCL clock
4
0.6
s
tSU-STA
Setup time for repeated START
4.7
0.6
s
tSU-DAT
Data setup time
250
100
s
tHD-DAT
Data hold time (1)(2)
0
3.45
0
0.9
s
tr
Rise time of both SDA and SCL
1000
7 + 0.1 Cb
(3)
500(4)
ns
tf
Fall time of both SDA and SCL
300
7 + 0.1 Cb
(3)
300
ns
tSU-STO
Setup time for STOP condition
4
0.6
s
tBUF
Bus free time between a STOP and
4.7
1.3
s
START condition
Cb
Capacitive loads for each bus line
400
pF
Noise margin at the LOW level for each
VnL
0.1 VDD
V
connected device (including hysteresis)
Noise margin at the HIGH level for each
VnH
0.2 VDD
V
connected device (including hysteresis)
(1)
Note that SDA does not have the standard I2C specification 300-ns hold time and that SDA must be valid by the rising and falling edges
of SCL. TI recommends that a 3.3-k
pullup resistor be used to avoid potential timing issues.
(2)
A fast-mode I2C-bus device can be used in a standard-mode I2C-bus system, but the requirement tSU-DAT ≥ 250 ns must then be met.
This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW
period of the SCL signal, it must output the next data bit to the SDA line tr-max + tSU-DAT = 1000 + 250 = 1250 ns (according to the
standard-mode I2C bus specification) before the SCL line is released.
(3)
Cb = total capacitance of one bus line in pF.
(4)
Rise time varies with pullup resistor.
Figure 3. Start and Stop Conditions Timing Waveforms
6
Copyright 2005–2008, Texas Instruments Incorporated
Product Folder Link(s): TAS5086
相关PDF资料 |
PDF描述 |
|---|---|
| TAS5086DBTRG4 | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| TAS5086DBTG4 | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| TAS5100AIDAPRG4 | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
| TAS5100ADAPRG4 | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
| TAS5100AIDAPR | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS5086DBTRG4 | 功能描述:音频 DSP 6 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS5100 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100A | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100A_07 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100ADAP | 功能描述:IC AMP AUDIO PWR 30W D 32TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 音頻放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:DirectDrive® 类型:H 类 输出类型:耳机，2-通道（立体声） 在某负载时最大输出功率 x 通道数量:35mW x 2 @ 16 欧姆 电源电压:1.62 V ~ 1.98 V 特点:I²C，麦克风，静音，短路保护，音量控制 安装类型:表面贴装 供应商设备封装:25-WLP（2.09x2.09） 封装/外壳:25-WFBGA，WLCSP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。