- 您现在的位置：买卖IC网 > PDF目录98160 > TAS5086DBTR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO38 PDF资料下载
参数资料
| 型号： | TAS5086DBTR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| 封装： | GREEN, TSSOP-38 |
| 文件页数： | 47/47页 |
| 文件大小： | 814K |
| 代理商： | TAS5086DBTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页
www.ti.com ................................................................................................................................................... SLES131C – FEBRUARY 2005 – REVISED JUNE 2008
Table 1. TERMINAL FUNCTIONS (continued)
TERMINAL
5-V
I/O(1)
TERMINATION(2)
DESCRIPTION
TOLERANT
NAME
NO.
Power down, active-low. PDN powers down all logic, stops all clocks, and
performs a soft stop whenever a logic low is applied. The internal
parameters are preserved through a power-down cycle, as long as RESET
PDN
10
DI
5-V
Pullup
is not active. The duration for system recovery from power down is 100
ms. When released, PDN powers up all logic, starts all clocks, and
performs a soft start that returns to the previous configuration.
PLL_FLTM
5
AO
PLL negative input
PLL_FLTP
6
AI
PLL positive input
PWM_ 1
38
DO
PWM 1 output
PWM_ 2
37
DO
PWM 2 output
PWM_ 3
36
DO
PWM 3 output
PWM_ 4
35
DO
PWM 4 output
PWM_ 5
34
DO
PWM 5 output
PWM_ 6
33
DO
PWM 6 output
RESERVED
21
–
RESERVED (connect to ground)
A system reset is generated by applying a logic low to this terminal.
RESET is an asynchronous control signal that restores the TAS5086 to its
default conditions, sets the VALID2 output low, and places the PWM in the
RESET
9
DI
5-V
Pullup
hard-mute (M) state. Master volume is immediately set to full attenuation.
On the release of RESET, if PDN is high, the system performs a 4–5-ms
device initialization and sets the volume at mute.
SCL
18
DI
5-V
I2C serial control clock input
Serial audio data clock (shift clock). SCLKIN is the serial audio port (SAP)
SCLK
20
DI
5-V
Pulldown
input data bit clock.
SDA
17
DIO
5-V
I2C serial control data interface input/output
Serial audio data 1 input is one of the serial data input ports. SDIN1
SDIN1
26
DI
Pulldown
supports four discrete (stereo) data formats.
Serial audio data 2 input is one of the serial data input ports. SDIN2
SDIN2
25
DI
Pulldown
supports four discrete (stereo) data formats.
Serial audio data 3 input is one of the serial data input ports. SDIN3
SDIN3
24
DI
Pulldown
supports four discrete (stereo) data formats.
Serial audio data 4 input is one of the serial data input ports. SDIN4
SDIN4
23
DI
Pulldown
supports four discrete (stereo) data formats.
Serial audio data 1 output is the only serial data output port. SDOUT
SDOUT
22
DI
supports I2S format only.
Soft start valid. Output indicating validity of soft-start PWM output,
VALID1
31
DO
active-high
VALID2
32
DO
Output indicating validity of PWM outputs, active-high.
Voltage reference for analog supply, 1.8 V. A pinout of the internally
regulated 1.8-V power. A 0.1-
F, low-ESR capacitor should be connected
VR_ANA
1
P
between this terminal and AVSS_PLL. This terminal must not be used to
power external devices.
Voltage reference for digital PWM core supply, 1.8 V. A pinout of the
internally regulated 1.8-V power used by digital PWM core logic. A 0.1-
F,
VR_DIG
30
P
low-ESR(3) capacitor should be connected between this terminal and
DVSS_PWM. This terminal must not be used to power external devices.
Voltage reference for analog supply, 1.8 V. A pinout of the internally
regulated 1.8-V power. A 0.1-
F, low-ESR(3) capacitor should be
VR_OSC
15
P
connected between this terminal and AVSS_PLL. This terminal must not
be used to power external devices.
(3)
If desired, low-ESR capacitance values can be implemented by paralleling two or more ceramic capacitors of equal value. Paralleling
capacitors of equal value provides an extended high-frequency supply decoupling. This approach avoids the potential of producing
parallel resonance circuits that have been observed when paralleling capacitors of different values.
Copyright 2005–2008, Texas Instruments Incorporated
9
Product Folder Link(s): TAS5086
相关PDF资料 |
PDF描述 |
|---|---|
| TAS5086DBTRG4 | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| TAS5086DBTG4 | SPECIALTY CONSUMER CIRCUIT, PDSO38 |
| TAS5100AIDAPRG4 | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
| TAS5100ADAPRG4 | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
| TAS5100AIDAPR | 30 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS5086DBTRG4 | 功能描述:音频 DSP 6 Ch Digital Audio PWM Processor RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| TAS5100 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100A | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100A_07 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRUE DIGITAL AUDIO AMPLIFIER TAS5100A PWM POWER OUTPUT STAGE |
| TAS5100ADAP | 功能描述:IC AMP AUDIO PWR 30W D 32TSSOP RoHS:是 类别:集成电路 (IC) >> 线性 - 音頻放大器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:DirectDrive® 类型:H 类 输出类型:耳机，2-通道（立体声） 在某负载时最大输出功率 x 通道数量:35mW x 2 @ 16 欧姆 电源电压:1.62 V ~ 1.98 V 特点:I²C，麦克风，静音，短路保护，音量控制 安装类型:表面贴装 供应商设备封装:25-WLP（2.09x2.09） 封装/外壳:25-WFBGA，WLCSP 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。