- 您现在的位置：买卖IC网 > PDF目录98164 > TAS5518PAGRG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF资料下载
参数资料
| 型号： | TAS5518PAGRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封装： | GREEN, PLASTIC, TQFP-64 |
| 文件页数： | 66/105页 |
| 文件大小： | 1514K |
| 代理商： | TAS5518PAGRG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页当前第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页
I2C Serial Control Interface (Slave Address 0x36)
55
SLES115 — August 2004
TAS5518
4I2C Serial Control Interface (Slave Address 0x36)
The TAS5518 has a bidirectional I2C interface that compatible with the I2C (Inter IC) bus protocol and supports
both 100 Kbps and 400 Kbps data transfer rates for single and multiple byte write and read operations. This
is a slave only device that does not support a multi-master bus environment or wait state insertion. The control
interface is used to program the registers of the device and to read device status.
The TAS5518 supports the standard-mode I2C bus operation (100 kHz maximum) and the fast I2C bus
operation (400 kHz maximum). The TAS5518 performs all I2C operations without I2C wait cycles.
4.1
General I2C Operation
The I2C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits
in a system. Data is transferred on the bus serially one bit at a time. The address and data can be transferred
in byte (8-bit) format, with the most significant bit (MSB) transferred first. In addition, each byte transferred on
the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with
the master device driving a start condition on the bus and ends with the master device driving a stop condition
on the bus. The bus uses transitions on the data terminal (SDA) while the clock is high to indicate a start and
stop conditions. A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop.
Normal data bit transitions must occur within the low time of the clock period. These conditions are shown in
Figure 41. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication
with another device and then wait for an acknowledge condition. The TAS5518 holds SDA low during
acknowledge clock period to indicate an acknowledgement. When this occurs, the master transmits the next
byte of the sequence. Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All
compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external
pullup resistor must be used for the SDA and SCL signals to set the high level for the bus.
7 Bit Slave Address
R/
W
8 Bit Register Address (N)
A
8 Bit Register Data For
Address (N)
Start
Stop
SDA
SCL
7 6 5 4 3 2 1 0
A
7 6 5 4 3 2 1 0
8 Bit Register Data For
Address (N)
7 6 5 4 3 2 1 0
AA
Figure 41. Typical I2C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the
last word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence
is shown in Figure 41.
The 7-bit address for the TAS5518 is 0011011.
4.2
Single and Multiple Byte Transfers
The serial control interface supports both single-byte and multiple-byte read / write operations for status
registers and the general control registers associated with the PWM. However, for the DAP data processing
registers, the serial control interface supports only multiple byte (4 byte) read / write operations.
During multiple byte read operations, the TAS5518 responds with data, a byte at a time, starting at the
subaddress assigned, as long as the master device continues to respond with acknowledges. If a particular
subaddress does not contain 32 bits, the unused bits are read as logic 0.
During multiple byte write operations, the TAS5518 compares the number of bytes transmitted to the number
of bytes that are required for each specific sub address. If a write command is received for a biquad
subaddress, the TAS5518 expects to receive five 32-bit words. If fewer than five 32-bit data words have been
received when a stop command (or another start command) is received, the data received is discarded.
Similarly, if a write command is received for a mixer coefficient, the TAS5518 expects to receive one 32-bit
word.
相关PDF资料 |
PDF描述 |
|---|---|
| TAS5518PAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5518PAGG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TAS5601DCAG4 | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
| TAS5601DCARG4 | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
| TAS5601DCAR | 20 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TAS5538 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TAS5612L-TAS5614LDDVEVM |
| TAS5538DGG | 制造商:TI 制造商全称:Texas Instruments 功能描述:TAS5612L-TAS5614LDDVEVM |
| TAS5538DGGR | 制造商:Texas Instruments 功能描述:audio processor |
| TAS5548 | 制造商:TI 制造商全称:Texas Instruments 功能描述:8-Channel HD Compatible Audio Processor with ASRC and PWM Output |
| TAS5548DCA | 功能描述:音频 DSP 96KHz PWM Modulator w/ intg ASRC RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。