参数资料
型号: THS1030CPWR
厂商: TEXAS INSTRUMENTS INC
元件分类: ADC
英文描述: 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封装: GREEN, PLASTIC, TSSOP-28
文件页数: 4/37页
文件大小: 727K
代理商: THS1030CPWR
THS1030
3V TO 5.5V, 10BIT, 30 MSPS
CMOS ANALOGTODIGITAL CONVERTER
SLAS243E NOVEMBER 1999 REVISED DECEMBER 2003
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
The analog input AIN is sampled in the sample and hold unit, the output of which feeds the ADC core, where
the process of analog to digital conversion is performed against ADC reference voltages, REFTF and REFBF.
Connecting the MODE pin to one of three voltages, AGND, AVDD or AVDD/2 sets up operating configurations.
The three settings open or close internal switches to select one of the three basic methods of ADC reference
generation.
Depending on the user’s choice of operating configuration, the ADC reference voltages may come from the
internal reference buffer or may be fed from completely external sources. Where the reference buffer is
employed, the user can choose to drive it from the onboard reference generator (ORG), or may use an external
voltage source. A specific configuration is selected by connections to the REFSENSE, VREF, REFTS and
REFBS, and REFTF and REFBF pins, along with any external voltage sources selected by the user.
The ADC core drives out through output buffers to the data pins D0 to D9. The output buffers can be disabled
by the OE pin.
A single, sample-rate clock (30 MHz maximum) is required at pin CLK. The analog input signal is sampled on
the rising edge of CLK, and corresponding data is output after following third rising edge.
The STBY pin controls the THS1030 power down.
The user-chosen operating configuration and reference voltages determine what input signal voltage range the
THS1030 can handle.
The following sections explain:
D The internal signal flow of the device, and how the input signal span is related to the ADC reference voltages
D The ways in which the ADC reference voltages can be buffered internally, or externally applied
D How to set the onboard reference generator output, if required, and several examples of complete
configurations
signal processing chain (sample and hold, ADC)
Figure 11 shows the signal flow through the sample and hold unit to the ADC core.
Sample
and
Hold
1
1/2
ADC
Core
VP+
VP
REFTF
REFBF
AIN
REFTS
REFBS
Figure 11. Analog Input Signal Flow
相关PDF资料
PDF描述
THS1030IDWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030IPWLE 10-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1030CPWLE 10-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1031CDWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
THS1031IDWRG4 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
相关代理商/技术参数
参数描述
THS1030CPWRG4 功能描述:模数转换器 - ADC 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
THS1030EVM 功能描述:数据转换 IC 开发工具 THS1030 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V
THS1030IDW 功能描述:模数转换器 - ADC _ RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
THS1030IDWG4 功能描述:模数转换器 - ADC 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
THS1030IDWR 功能描述:视频模拟/数字化转换器集成电路 10-Bit 30 MSPS 1-Ch Pin Comp RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel