- 您现在的位置：买卖IC网 > PDF目录98228 > THS7303PWR (TEXAS INSTRUMENTS INC) 3 CHANNEL, VIDEO AMPLIFIER, PDSO20 PDF资料下载
参数资料
| 型号： | THS7303PWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 音频／视频放大 |
| 英文描述： | 3 CHANNEL, VIDEO AMPLIFIER, PDSO20 |
| 封装： | GREEN, PLASTIC, TSSOP-20 |
| 文件页数： | 32/60页 |
| 文件大小： | 1980K |
| 代理商： | THS7303PWR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
Start
Condition
Stop
Condition
SDA
SCL
S
P
SLOS479B
– OCTOBER 2005 – REVISED MARCH 2011
I
2C INTERFACE NOTES
The I2C interface is used to access the internal registers of the THS7303. I2C is a two-wire serial interface
developed by Philips Semiconductor (see the I2C-Bus Specification, Version 2.1, January 2000). The bus
consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and
SCL lines are pulled high. All the I2C compatible devices connect to the I2C bus through open drain I/O pins,
SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The
master is responsible for generating the SCL signal and device addresses. The master also generates specific
conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on
the bus under control of the master device. The THS7303 works as a slave and supports the standard mode
transfer (100 kbps) and fast mode transfer (400 kbps) as defined in the I2C-Bus specification. The THS7303 has
been tested to be fully functional but not ensured with the high-speed mode (3.4 Mbps).
The basic access cycle consists of:
A start condition
A slave address cycle
Any number of data cycles
A stop condition
Figure 71. I2C Start and Stop Conditions
GENERAL I
2C PROTOCOL
The master initiates data transfer by generating a start condition (S). A start condition exists when a
high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 71. All I2C-compatible
devices should recognize the start condition.
The master then generates the SCL pulses and transmits the 7-bit address and the read/write direction bit
R/W on the SDA line. During all transmissions, the master ensures that data are valid. A valid data condition
requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 72). All devices
recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave
device with a matching address generates an acknowledge (see Figure 73) by pulling the SDA line low during
the entire high period of the ninth SCL cycle. On detecting this acknowledge, the master knows that a
communication link with a slave has been established.
The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from
the slave (R/W bit 0). In either case, the receiver must acknowledge the data sent by the transmitter. Thus, an
acknowledge signal (A) can either be generated by the master or by the slave, depending on which one is the
receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long
as necessary (see Figure 74).
To signal the end of the data transfer, the master generates a stop condition (P) by pulling the SDA line from
low to high while the SCL line is high (see Figure 71). This releases the bus and stops the communication link
with the addressed slave. All I2C-compatible devices must recognize the stop condition. Upon the receipt of a
stop condition, all devices know that the bus is released, and they wait for a start condition followed by a
matching address.
38
Copyright
2005–2011, Texas Instruments Incorporated
Product Folder Link(s): THS7303
相关PDF资料 |
PDF描述 |
|---|---|
| THS7303PW | 3 CHANNEL, VIDEO AMPLIFIER, PDSO20 |
| THS7303PWG4 | 3 CHANNEL, VIDEO AMPLIFIER, PDSO20 |
| THS7303PWRG4 | 3 CHANNEL, VIDEO AMPLIFIER, PDSO20 |
| THS7315DR | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
| THS7315D | 3 CHANNEL, VIDEO AMPLIFIER, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| THS7303PWRG4 | 功能描述:视频放大器 3-Ch Low Power Video RoHS:否 制造商:ON Semiconductor 通道数量:4 电源类型: 工作电源电压:3.3 V, 5 V 电源电流: 最小工作温度: 最大工作温度: 封装 / 箱体:TSSOP-14 封装:Reel |
| THS730A A2 | 制造商:Tektronix Inc 功能描述:OSCILLOSCOPE DSO/DMM 200MHZ |
| THS7313 | 制造商:TI 制造商全称:Texas Instruments 功能描述:3-Channel Low Power SDTV Video Amplifier with I2C Control, 6-dB Gain, SAG Correction, 2:1 Input MUX, and Selectable Input Bias Modes |
| THS7313EVM | 功能描述:放大器 IC 开发工具 THS7313 Eval Mod RoHS:否 制造商:International Rectifier 产品:Demonstration Boards 类型:Power Amplifiers 工具用于评估:IR4302 工作电源电压:13 V to 23 V |
发布紧急采购，3分钟左右您将得到回复。