- 您现在的位置：买卖IC网 > PDF目录98238 > TLC2574IPWR (TEXAS INSTRUMENTS INC) 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF资料下载
参数资料
| 型号： | TLC2574IPWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封装： | GREEN, PLASTIC, TSSOP-20 |
| 文件页数： | 5/48页 |
| 文件大小： | 1092K |
| 代理商： | TLC2574IPWR |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
TLC3574, TLC3578, TLC2574, TLC2578
5V ANALOG, 3/5V DIGITAL, 14/12BIT, 200KSPS, 4/8CHANNEL
SERIAL ANALOGTODIGITAL CONVERTERS WITH ±10V INPUTS
SLAS262C OCTOBER 2000 REVISED MAY 2003
13
WWW.TI.COM
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 4 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted)
SCLK, SDI, SDO, EOC and INT
PARAMETERS
MIN
TYP
MAX
UNIT
tc(1)
Cycle time of SCLK, 25 pF load (see Note 10)
DVDD = 2.7 V
100
ns
tc(1)
Cycle time of SCLK, 25 pF load (see Note 10)
DVDD = 5 V
40
ns
tw(1)
Pulse width of SCLK High, at 25-pF load
40%
60%
tc(1)
tr(1)
Rise time for INT and EOC, at 10-pF load
DVDD = 5 V
6
ns
tr(1)
Rise time for INT and EOC, at 10-pF load
DVDD = 2.7 V
10
ns
tf(1)
Fall time for INT and EOC, at 10-pF load
DVDD = 5 V
6
ns
tf(1)
Fall time for INT and EOC, at 10-pF load
DVDD = 2.7 V
10
ns
tsu(1)
Setup time, new SDI valid (reaches 90% final level) before the falling edge of SCLK, at 25-pF load
6
ns
th(1)
Hold time, old SDI hold (reaches 10% of old data level) after falling edge of SCLK, at 25-pF load
0
ns
td(1)
Delay time, new SDO valid (reaches 90% of final level) after SCLK rising edge, at 10-pF
DVDD = 5 V
0
10
ns
td(1)
Delay time, new SDO valid (reaches 90% of final level) after SCLK rising edge, at 10-pF
load (see Note 11)
DVDD = 2.7 V
0
23
ns
th(2)
Hold time, old SDO hold (reaches 10% of old data level) after SCLK rising edge, at 10-pF load
0
ns
td(2)
Delay time, delay from the falling edge of 16th SCLK to EOC falling edge, normal sampling, at 10-pF load
0
6
ns
td(3)
Delay time, delay from the falling edge of 16th SCLK to INT falling edge, at 10-pF load (see Notes 11 and 12)
t(conv)
t(conv)+6
ns
NOTES:
9. The minimum pulse width of SCLK high and low is 12.5 ns.
10. Specified by design
11. For normal short sampling, td(3) is the delay from the falling edge of 16th SCLK to the falling edge of INT.
For normal long sampling, td(3) is the delay from the falling edge of 48th SCLK to the falling edge of INT. Conversion time, t(conv),
is equal to 18
× OSC +15 ns (for TLC3574 and TLC3578) or 13 × OSC + 15 ns (for TLC2574 and TLC2578) when using internal
OSC as conversion clock, or 72
× tc(1) + 15 ns (for TLC3574 and TLC3578) or 52 × tc(1) + 15 ns (for TLC2574 and TLC2578) when
external SCLK is conversion clock source.
90%
10%
ID15
OD1
OD0
ID1
Hi-Z
50%
1
16
OD15
Don’t Care
ID0
OR
VIH
VIL
tw(1)
tc(1)
tsu(1)
th(1)
th(2)
td(1)
td(2)
tr(1)
tf(1)
td(3)
Hi-Z
Don’t Care
tf(1)
tr(1)
CS
SCLK
SDI
SDO
EOC
INT
For normal long sampling, td(2) is the delay time of EOC low after the falling edge of 48th SCLK.
For normal long sampling, td(3) is the delay time of INT low after the falling edge of 48th SCLK.
The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiatesthe conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored.
Figure 1. Critical Timing for SCLK, SDI, SDO, EOC and INT
相关PDF资料 |
PDF描述 |
|---|---|
| TLC2574IDWR | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC32070N | SPECIALTY ANALOG CIRCUIT, PDIP28 |
| TLC32070FN | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| TLC32071FN | PARALLEL, 8 BITS INPUT LOADING, 8 us SETTLING TIME, 8-BIT DAC, PQCC28 |
| TLC32071N | PARALLEL, 8 BITS INPUT LOADING, 8 us SETTLING TIME, 8-BIT DAC, PDIP28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC2574IPWRG4 | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC2578EVM | 功能描述:数据转换 IC 开发工具 TLC2578 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| TLC2578IDW | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC2578IDWG4 | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC2578IDWR | 功能描述:模数转换器 - ADC Serial Out Low Power RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。