参数资料
型号: TLC2933AIPWRG4
厂商: TEXAS INSTRUMENTS INC
元件分类: PLL合成/DDS/VCOs
英文描述: PHASE LOCKED LOOP, 1 MHz, PDSO14
封装: ROHS COMPLIANT, PLASTIC, TSOP-14
文件页数: 22/23页
文件大小: 522K
代理商: TLC2933AIPWRG4
TLC2933A
HIGH PERFORMANCE PHASE LOCKED LOOP
SLES149 OCTOBER 2005
8
TI.COM
operation characteristics, VDD = 3.3 V, TA = 25°C (unless otherwise noted) (continued)
PFD section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fmax
Maximum operation frequency
40
MHz
tPLZ
PFD output disable time from low level
21
50
ns
tPHZ
PFD output disable time from high level
21
50
ns
tPZL
PFD output enable time to low level
5.8
30
ns
tPZH
PFD output enable time to high level
6.2
30
ns
tr
Rise time
CL = 15 pF
3
10
ns
tf
Fall time
CL = 15 pF
1.7
10
ns
electrical characteristics, VDD = 5 V, TA = 25°C (unless otherwise noted)
VCO section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOH
High level output voltage
IOH = –2 mA
4
V
VOL
Low level output voltage
IOL = 2 mA
0.5
V
VTH
Input threshold voltage at select, VCO
inhibit
1.5
2.5
3.5
V
II
Input current at select, VCO inhibit
VI = VDD or GND
±1
A
ZI(VCOIN)
VCO IN input impedance
VCO IN = 1/2 VDD
10
M(
IDD(inh)
VCO supply current (inhibit)
See Note 16
0.61
1
A
IDD(vco)
VCO supply current
See Note 17
35.5
55
mA
NOTES: 16. Current into VCO VDD, when VCO INHIBIT = high, PFD is inhibited.
17. Current into VCO VDD, when VCO IN = 1/2 VDD, RBIAS = 3.3 k, VCOOUT = 15-pF Load, VCO INHIBIT = GND, and
PFD INHIBIT = GND.
PFD section
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VOH
High level output voltage
IOH = –2 mA
4.5
V
VOL
Low level output voltage
IOL = 2 mA
0.2
V
IOZ
High impedance state output current
PFD inhibit = high, Vo = VDD or
GND
±1
A
VIH
High level input voltage at FinA, FinB
4.5
V
VIL
Low level input voltage at FinA, FinB
1
V
VTH
Input threshold voltage at PFD inhibit
1.5
2.5
3.5
CIN
Input capacitance at FinA, FinB
5.6
pF
ZIN
Input impedance at FinA, FinB
10
M
IDD(Z)
High impedance state PFD supply current
See Note 18
1
A
IDD(PFD)
PFD supply current
See Note 19
0.48
3
mA
NOTES: 18. The current into LOGIC VDD when FINA and FINB = ground, PFD INHIBIT = VDD, PFD OUT open, and VCO OUT is inhibited.
19. The current into LOGIC VDD when FINA = 1 MHz and FINB = 1 MHz (VI(PP) = 5 V, rectangular wave), PFD INHIBIT = GND, PFD
OUT open, and VCO OUT is inhibited
相关PDF资料
PDF描述
TLC2942IDBR PHASE LOCKED LOOP, 20 MHz, PDSO38
TLC2942IDBLE PHASE LOCKED LOOP, 20 MHz, PDSO38
TLC32046IFN SPECIALTY ANALOG CIRCUIT, PQCC28
TLC32046MFKR SPECIALTY ANALOG CIRCUIT, CQCC28
TLC32046IFNR SPECIALTY ANALOG CIRCUIT, PQCC28
相关代理商/技术参数
参数描述
TLC2933IPW 功能描述:锁相环 - PLL Phase Locked Loop RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
TLC2933IPW 制造商:Texas Instruments 功能描述:IC's
TLC2933IPWG4 功能描述:锁相环 - PLL High Perform Phase Locked Loop RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
TLC2933IPWR 功能描述:锁相环 - PLL High Perform Phase Locked Loop RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray
TLC2933IPWRG4 功能描述:锁相环 - PLL High Perform Phase Locked Loop RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray