- 您现在的位置：买卖IC网 > PDF目录69493 > TLC320AD50IPTR (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP48 PDF资料下载
参数资料
| 型号： | TLC320AD50IPTR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| 封装： | PLASTIC, QFP-48 |
| 文件页数： | 13/52页 |
| 文件大小： | 276K |
| 代理商： | TLC320AD50IPTR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
2–5
Figure 2–6 is a timing diagram of this procedure.
FS
DIN
P
DOUT
Register Write
S
Low 8 Bits (DS0–DS7) are all 0
Figure 2–6. Register 1 Write Operation Timing Diagram
2.1.6
Sigma-Delta ADC
The sigma-delta analog-to-digital converter in the device is a sigma-delta modulator with 64-
× oversampling. The
ADC provides high-resolution, low-noise performance using oversampling techniques. Due to the oversampling
employed, only single-pole antialiasing filters are required on the analog inputs.
2.1.7
Decimation Filter
The decimation filters reduce the digital data rate to the sampling rate. This is accomplished by decimating with a ratio
of 1:64. The output of the decimation filter is a 16-bit 2s-complement data word clocking at the sample rate selected
for that particular data channel. The bandwidth of the filter is 0.439
× fsample and scales linearly with the sample rate.
2.1.8
Sigma-Delta DAC
The sigma-delta digital-to-analog converter in the device is a sigma-delta modulator with 256-
× oversampling. The
DAC provides high-resolution, low-noise performance using oversampling techniques.
2.1.9
Interpolation Filter
The interpolation filter resamples the digital data at a rate of 256 times the incoming sample rate. The high-speed
data output from the interpolation filter is then used in the sigma-delta DAC. The bandwidth of the filter is 0.439
×
fsample and scales linearly with the sample rate.
2.1.10 Analog and Digital Loopback
The analog and digital loopbacks provide a means of testing the modem data ADC/DAC channels and can be used
for in-circuit system-level tests. The analog loopback routes the DAC low-pass filter output into the analog input where
it is then converted by the ADC into a digital word. The digital loopback, enabled by setting bit D1 in control 1 register
to 1, routes the ADC output to the DAC input on the device. Analog loopback is enabled by setting bit D3 in control
2 register to 1 (see section 6).
2.1.11 FIR Overflow Flag
The decimator FIR filter sets an overflow flag (bit D5) of control 2 register to indicate that the input analog signal has
exceeded the range of the internal decimation filter calculations. Once the FIR overflow flag has been set in the
register, it remains set until the register is read by the user. Reading this value resets the overflow flag.
If FIR overflow occurs, the input signal must be attenuated either by the PGA or some other method.
相关PDF资料 |
PDF描述 |
|---|---|
| TLC320AD50IPT | SPECIALTY ANALOG CIRCUIT, PQFP48 |
| TLC555QDRQ1 | PULSE; RECTANGULAR, 1.2 MHz, TIMER, PDSO8 |
| TLC7701MPWREPG4 | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TLC7705QPWREP | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| TLC7701MPWREP | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC320AD52CDW | 制造商:TI 制造商全称:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION |
| TLC320AD52CPT | 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:PCM 数据接口:PCM 音频接口 分辨率（位）:15 b ADC / DAC 数量:1 / 1 三角积分调变:是 S/N 比，标准 ADC / DAC (db):- 动态范围，标准 ADC / DAC (db):- 电压 - 电源，模拟:2.7 V ~ 3.3 V 电压 - 电源，数字:2.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:80-VFBGA 供应商设备封装:80-BGA MICROSTAR JUNIOR（5x5） 包装:带卷 (TR) 其它名称:296-21257-2 |
| TLC320AD535 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
| TLC320AD535C-I | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC |
发布紧急采购，3分钟左右您将得到回复。