参数资料
型号: TLC3544CDWRG4
厂商: TEXAS INSTRUMENTS INC
元件分类: ADC
英文描述: 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封装: GREEN, PLASTIC, SOIC-20
文件页数: 3/42页
文件大小: 959K
代理商: TLC3544CDWRG4
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended operating free-air temperature range, AVDD = 5 V,
DVDD = 5 V, VREFP = 5 V, VREFM = 0 V, SCLK frequency = 25 MHz (unless otherwise noted) (continued)
CS trigger
PARAMETERS
MIN
TYP
MAX
UNIT
tsu(2)
Setup time, CS falling edge before SCLK rising edge, at 25-pF load
12
ns
td(4)
Delay time, delay time from 16th SCLK falling edge to CS rising edge, at 25-pF load
5
ns
tw(2)
Pulse width, CS high time at 25-pF load
1
tc(1)
t
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
DVDD = 5 V
0
12
ns
td(5)
Delay time, delay from CS falling edge to MSB of SDO valid (reaches 90%
final level), at 10-pF load
DVDD = 2.7 V
0
30
ns
td(6)
Delay time, delay from CS rising edge to SDO 3-state, at 10-pF load
0
6
ns
td(7)
Delay time delay from CS falling edge to INT rising edge at 10 pF load
DVDD = 5 V
0
6
ns
td(7)
Delay time, delay from CS falling edge to INT rising edge, at 10-pF load
DVDD = 2.7 V
0
16
ns
Specified by design
For normal short sampling, td(4) is the delay time from 16th SCLK falling edge to CS rising edge.
For normal long sampling, td(4) is the delay time from 48th SCLK falling edge to CS rising edge.
Hi-Z
ID15
OD1
OD0
ID1
116
OD15
Don’t Care
ID0
OR
tsu(2)
td(4)
tw(2)
td(7)
td(5)
Hi-Z
Don’t Care
VIH
VIL
CS
SCLK
SDI
SDO
EOC
INT
td(6)
Don’t Care
OD7
OD15
NOTE A:
– – – – The dotted line means signal may or may not exist, depending on application. It must be ignored.
Normal sampling mode, CS initiates the conversion, FS must be tied to high. When CS is high, SDO is in Hi-Z, all inputs (FS, SCLK,
SDI) are inactive and are ignored. Parts with date code earlier than 13XXXXX have these discrepancies:
(Date code is a 7 digit code next to the TI where the first digit indicates the year and the second digit is the month of production. 13,
in this case, is 2001 and the month of March.)
FS is not ignored even if the device is in microcontroller mode (CS triggered).
FS must be tied to DVDD.
Figure 2. Critical Timing for CS Trigger
相关PDF资料
PDF描述
TLC3544IPWRG4 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLC3545IDGKRG4 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8
TLC3548CPW 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
TLC3548IDW 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
TLC3548IPW 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
相关代理商/技术参数
参数描述
TLC3544CPW 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLC3544CPWG4 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLC3544CPWR 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLC3544CPWRG4 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
TLC3544EVM 功能描述:数据转换 IC 开发工具 TLC3544 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V