- 您现在的位置：买卖IC网 > PDF目录98239 > TLC3544CDWRG4 (TEXAS INSTRUMENTS INC) 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF资料下载
参数资料
| 型号： | TLC3544CDWRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封装： | GREEN, PLASTIC, SOIC-20 |
| 文件页数： | 9/42页 |
| 文件大小： | 959K |
| 代理商： | TLC3544CDWRG4 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
TLC3544, TLC3548
5-V ANALOG, 3-/5-V DIGITAL, 14-BIT, 200-KSPS, 4-/8-CHANNELS SERIAL
ANALOG-TO-DIGITAL CONVERTERS WITH 0-5 V (PSEUDODIFFERENTIAL) INPUTS
SLAS266C – OCTOBER 2000 – REVISED MAY 2003
17
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
operation description
The converter samples the selected analog input signal, then converts the sample into digital output, according
to the selected output format. The converter has four digital input pins (SDI, SCLK, CS, and FS) and one digital
output pin (SDO) to communicate with the host device. SDI is a serial data input pin, SDO is a serial data output
pin, and SCLK is a serial clock from the host device. This clock is used to clock the serial data transfer. It can
also be used as the conversion clock source (see Table 2). CS and FS are used to start the operation. The
converter has a CSTART pin for an external hardware sampling and conversion trigger, and an INT/EOC pin
for interrupt purposes.
device initialization
After power on, the status of EOC/INT is initially high, and the input data register is set to all zeros. The device
must be initialized before starting the conversion. The initialization procedure depends on the working mode.
The first conversion result is ignored after power on.
Hardware Default Mode: Nonprogrammed Mode, Default. After power on, two consecutive active cycles
initiated by CS or FS put the device into hardware default mode if SDI is tied to DVDD. Each of these cycles must
last 16 SCLKs at least. These cycles initialize the converter and load the CFR register with 800h (external
reference, unipolar straight binary output code, normal long sampling, internal OSC, single-ended input,
one-shot conversion mode, and EOC/INT pin as INT). No additional software configuration is required.
Software Programmed Mode: Programmed. When the converter has to be configured, the host must write
A000h into the converter first after power on, then perform the WRITE CFR operation to configure the device.
start of operation cycle
Each operation consists of several actions that the converter takes according to the command from the host.
The operation cycle includes three periods: command period, sampling period, and conversion period. In the
command period, the device decodes the command from the host. In the sampling period, the device samples
the selected analog signal according to the command. In the conversion period, the sample of the analog signal
is converted to digital format. The operation cycle starts from the command period, which is followed by one
or several sampling and conversion periods (depending on the setting) and finishes at the end of the last
conversion period.
The operation cycle is initiated by the falling edge of CS or the rising edge of FS.
CS Initiates The Operation: If FS is high at the falling edge of CS, the falling edge of CS initiates the operation.
When CS is high, SDO is in the high-impedance state, the signals on SDI, and SDO are ignored, and SCLK is
disabled to clock the serial data. The falling edge of CS resets the internal 4-bit counter and enables SDO, SDI,
and SCLK. The MSB of the input data via SDI, ID[15], is latched at the first falling edge of SCLK following the
falling edge of CS. The MSB of output data from SDO, OD[15], is valid before this SCLK falling edge. This mode
works as an SPI interface when CS is used as the slave select (SS). It also can be used as a normal DSP
interface if CS connects to the frame sync output of the host DSP. FS must be tied high in this mode.
FS Initiates The Operation: If FS is low at the falling edge of CS, the rising edge of FS initiates the operation,
resets the internal 4-bit counter, and enables SDI, SDO, and SCLK. The ID[15] is latched at the first falling edge
of SCLK following the falling edge of FS. OD[15] is valid before this falling edge of SCLK. This mode is used
to interface the converter with a serial port of the host DSP. The FS of the device is connected to the frame sync
of the host DSP. When several devices are connected to one DSP serial port, CS is used as chip select to allow
the host DSP to access each device individually. If only one converter is used, CS can be tied low.
After the initiation, the remaining SDI data bits (if any) are shifted in and the remaining bits of SDO (if any) are
shifted out at the rising edge of SCLK. The input data are latched at the falling edge of SCLK, and the output
data are valid before this falling edge of SCLK. After the 4-bit counter reaches 16, the SDO goes to a
high-impedance state. The output data from SDO is the previous conversion result in one shot conversion
mode, or the contents in the top of the FIFO when the FIFO is used (refer to Figure 21).
相关PDF资料 |
PDF描述 |
|---|---|
| TLC3544IPWRG4 | 4-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLC3545IDGKRG4 | 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| TLC3548CPW | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3548IDW | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| TLC3548IPW | 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLC3544CPW | 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3544CPWG4 | 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3544CPWR | 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3544CPWRG4 | 功能描述:模数转换器 - ADC 14-bit 5V 200KSPS 4-Channel Unipolar RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLC3544EVM | 功能描述:数据转换 IC 开发工具 TLC3544 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。