- 您现在的位置：买卖IC网 > PDF目录98249 > TLV1562CDW (TEXAS INSTRUMENTS INC) 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 PDF资料下载
参数资料
| 型号： | TLV1562CDW |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| 封装： | 1.27 MM PITCH, SOIC-28 |
| 文件页数： | 3/41页 |
| 文件大小： | 600K |
| 代理商： | TLV1562CDW |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
TLV1562
2.7 V TO 5.5 V, HIGH-SPEED LOW-POWER RECONFIGURABLE ANALOG-TO-DIGITAL
CONVERTER WITH 4-INPUT, DUAL S/H, PARALLEL INTERFACE, AND POWER DOWN
SLAS162 – SEPTEMBER 1998
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
sampling/conversion
All of the sampling, conversion, and data output in the device are started by a trigger. This trigger can be the
RD or CSTART signal depending on the mode of conversion and configuration. The falling edge of the RD signal
and the rising edge of the CSTART signal are extremely important since they are used to start the conversion.
These edges need to stay as close to the falling edges of the external clock, if they are used as SYSCLK. The
minimum setup time with respect to the rising edge of the external SYSCLK should be 5 ns minimum. When
the internal SYSCLK is used, this is not an issue, since these two edges start the internal clock automatically;
therefore, the setup time is always met.
USING EXTERNAL CLOCK
S/H Hold Time
ts(TRGL-ECLKH)
Conversion Starts
Next Sampling Starts
td(ECLKL-TRGL)
Conversion Starts
Next Sampling Starts
Sampling Period
VIH
VIL
VIH
VIL
VIH
VIL
EXTERNAL
SYSCLK
RD
CSTART
Figure 8. Conversion Trigger Timing – External Clock
USING INTERNAL CLOCK
td(TRGL-ICLKH)
S/H Hold Time
Conversion Starts
Next Sampling
Starts
Conversion Starts
Next Sampling Starts
VIH
VIL
VIH
VIL
VIH
VIL
RD
CSTART
INTERNAL
SYSCLK
INTERNAL
CLOCK STARTS
Figure 9. Conversion Trigger Timing – Internal Clock
相关PDF资料 |
PDF描述 |
|---|---|
| TLV1562IDWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562CPWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562CPW | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562IPWR | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| TLV1562IPW | 4-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV1562CDWR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV1562CPW | 功能描述:模数转换器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLV1562CPWG4 | 功能描述:模数转换器 - ADC 10-Bit 2 MSPS Quad Channel RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| TLV1562EVM | 制造商:Rochester Electronics LLC 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk 制造商:Texas Instruments 功能描述:10- BIT A-D CONVERTER EVALUATION MODULE - Bulk |
| TLV1562IDW | 功能描述:模数转换器 - ADC 10bit Programmable RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。