- 您现在的位置：买卖IC网 > PDF目录98252 > TLV320AIC14I (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PDSO30 PDF资料下载
参数资料
| 型号： | TLV320AIC14I |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO30 |
| 封装： | PLASTIC, TSSOP-30 |
| 文件页数： | 5/54页 |
| 文件大小： | 450K |
| 代理商： | TLV320AIC14I |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
2–2
2.2
Terminal Functions (Continued)
TERMINAL
I/O
DESCRIPTION
NAME
NO.
I/O
DESCRIPTION
IOVDD
2
I
Digital I/O power supply
IOVSS
1
I
Digital I/O ground
MCLK
25
I
Master clock. MCLK derives the internal clocks of the sigma-delta analog interface circuit.
MICIN
18
I
MIC preamplifier input. It must be connected to AVSS if not used.
M/S
7
I
Master/slave select input. When M/S is high, the device is the master, and when low it is a slave.
OUTM1
9
O
Inverting output of the DAC. OUTM1 is functionally identical with and complementary to OUTP1. This differential
output can drive a minimum load of 600
. This output can also be used alone for single-ended operation.
NC
13, 14,
15
OUTP1
10
O
Noninverting output of the DAC. This differential output can drive a minimum load of 600
. This output can also be
used alone for single-ended operation.
PWRDN
8
I
Power down. When PWRDN is pulled low, the device goes into a power-down mode, the serial interface is disabled,
and most of the high-speed clocks are disabled. However, all the register values are sustained and the device
resumes full-power operation without reinitialization when PWRDN is pulled high again. PWRDN resets the
counters only and preserves the programmed register contents.
RESET
24
I
Hardware reset. The reset function is provided to initialize all of the internal registers to their default values. The
serial port is configured to the default state accordingly.
SCL
26
I
Programmable host port (I2C or S2C) clock input.
SCLK
28
I/O
Shift clock. SCLK signal clocks serial data into DIN and out of DOUT during the frame-sync interval. When
configured as an output (M/S high), SCLK is generated internally by multiplying the frame-sync signal frequency by
16 and the number of codecs in cascade in standard and continuous mode. When configured as an input (M/S low),
SCLK is generated externally and must be synchronous with the master clock and frame sync.
SDA
27
I/O
Programmable host port (I2C or S2C) data line.
2.3
Definitions and Terminology
Data Transfer
Interval
The time during which data is transferred from DOUT and to DIN. The interval is 16 shift clocks and the data
transfer is initiated by the falling edge of the FS signal in standard and continuous mode.
Signal Data
This refers to the input signal and all of the converted representations through the ADC channel and the
signal through the DAC channel to the analog output. This is contrasted with the purely digital software
control data.
Frame Sync
Frame sync refers only to the falling edge of the signal FS that initiates the data transfer interval
Frame Sync and
Sampling Period
Frame sync and sampling period is the time between falling edges of successive FS signals.
fs
The sampling frequency
ADC Channel
ADC channel refers to all signal processing circuits between the analog input and the digital
conversion result at DOUT.
DAC channel
DAC channel refers to all signal processing circuits between the digital data word applied to DIN and the
differential output analog signal available at OUTP1 and OUTM1.
Dxx
Bit position in the primary data word (xx is the bit number)
DSxx
Bit position in the secondary data word (xx is the bit number)
PGA
Programmable gain amplifier
IIR
Infinite impulse response
FIR
Finite impulse response
相关PDF资料 |
PDF描述 |
|---|---|
| TLV320AIC22PT | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC22PTR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TLV320AIC23BGQE | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC23BIGQE | SPECIALTY CONSUMER CIRCUIT, PBGA80 |
| TLV320AIC23BIPW | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV320AIC14IDBT | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC14IDBT-1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| TLV320AIC14IDBTG4 | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC14IDBTR | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| TLV320AIC14IDBTRG4 | 功能描述:接口—CODEC Lo-Pwr Mono Voice Band CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。