- 您现在的位置：买卖IC网 > PDF目录98262 > TLV571IPWR (TEXAS INSTRUMENTS INC) 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 PDF资料下载
参数资料
| 型号： | TLV571IPWR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| 封装： | GREEN, PLASTIC, TSSOP-24 |
| 文件页数： | 25/28页 |
| 文件大小： | 479K |
| 代理商： | TLV571IPWR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页
TLV571
2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT,
PARALLEL ANALOG-TO-DIGITAL CONVERTER
SLAS239A – SEPTEMBER 1999 – REVISED FEBRUARY 2000
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
reference voltage input
The TLV571 has two reference input pins: REFP and REFM. The voltage levels applied to these pins establish
the upper and lower limits of the analog inputs to produce a full-scale and zero-scale reading respectively. The
values of REFP, REFM, and the analog input should not exceed the positive supply or be less than GND
consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal
is equal to or higher than REFP and is at zero when the input signal is equal to or lower than REFM.
sampling/conversion
All sampling, conversion, and data output in the device are started by a trigger. This could be the RD, WR, or
CSTART signal depending on the mode of conversion and configuration. The rising edge of RD, WR, and
CSTART signal are extremely important, since they are used to start the conversion. These edges need to stay
close to the rising edge of the external clock (if it is used as CLK). The minimum setup and hold time with respect
to the rising edge of the external clock should be 5 ns minimum. When the internal clock is used, this is not an
issue since these two edges will start the internal clock automatically. Therefore, the setup time is always met.
Software controlled sampling lasts 6 clock cycles. This is done via the CLK input or the internal oscillator if
enabled. The input clock frequency can be 1 MHz to 20 MHz, translating into a sampling time from 0.6
s to
0.3
s. The internal oscillator frequency is 9 MHz minimum (ocillator frequency is between 9 MHz to 22 MHz),
translating into a sampling time from 0.6
s to 0.3 s. Conversion begins immediately after sampling and lasts
10 clock cycles. This is again done using the external clock input (1 MHz–20 MHz) or the internal oscillator
(9 MHz minimum) if enabled. Hardware controlled sampling, via CSTART, begins on falling CSTART lasts the
length of the active CSTART signal. This allows more control over the sampling time, which is useful when
sampling sources with large output impedances. On rising CSTART, conversion begins. Conversion in
hardware controlled mode also lasts 10 clock cycles. This is done using the external clock input (1 MHz–20 MHz)
or the internal oscillator (9 MHz minimum) as is the case in software controlled mode.
NOTE: tsu = setup time, th = hold time
ExtClk
WR
RD
CSTART
tsu(WRH_EXTCLKH) ≥5 ns
th(WRL_EXTCLKH) ≥5 ns
th(RDL_EXTCLKH) ≥5 ns
td(EXTCLK_CSTARTL) ≥5 ns
th(CSTARTL_EXTCLKH) ≥5 ns
tsu(CSTARTH_EXTCLKH)
≥5 ns
OR
tsu(RDH_EXTCLKH) ≥5 ns
Figure 3. Trigger Timing – Software Start Mode Using External Clock
相关PDF资料 |
PDF描述 |
|---|---|
| TLV571IDWG4 | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IDW | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IPWG4 | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV571IPW | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO24 |
| TLV5734PAG | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TLV571PW | 制造商:TI 制造商全称:Texas Instruments 功能描述:2.7 V TO 5.5 V, 1-CHANNEL, 8-BIT, PARALLEL ANALOG-TO-DIGITAL CONVERTER |
| TLV5734 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRIPLE 8 BIT 30 MSPS ADC WITH HIGH -PRECISION CLAMP FOR YUV/RGB VIDEO |
| TLV5734PAG | 功能描述:视频模拟/数字化转换器集成电路 8B 30MSPS ADC Triple Ch Digital Clamp RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel |
| TLV5734PAGG4 | 功能描述:视频模拟/数字化转换器集成电路 8B 30 MSPS ADC 3Ch RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel |
| TLV6001IDBVR | 功能描述:IC OP AMP RR 1MHZ SOT23-5 制造商:texas instruments 系列:- 包装:剪切带（CT） 零件状态:在售 放大器类型:通用 电路数:1 输出类型:满摆幅 压摆率:0.5 V/μs 增益带宽积:1MHz 电流 - 输入偏置:1pA 电压 - 输入失调:750μV 电流 - 电源:75μA 电压 - 电源，单/双（±）:1.8 V ~ 5.5 V，±0.9 V ~ 2.75 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商器件封装:SOT-23-5 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。