- 您现在的位置：买卖IC网 > PDF目录16593 > TMDXCNCD28069ISO (Texas Instruments)EVAL PICCOLO CONTROLCARD PDF资料下载
参数资料
| 型号： | TMDXCNCD28069ISO |
| 厂商： | Texas Instruments |
| 文件页数： | 101/174页 |
| 文件大小： | 0K |
| 描述： | EVAL PICCOLO CONTROLCARD |
| 标准包装： | 1 |
| 系列： | TMS320F2806x, Piccolo™, C2000™ |
| 主要目的： | 接口，RS232，GPIO |
| 嵌入式： | 是，MCU，32 位 |
| 已用 IC / 零件： | TMS320F2806x |
| 已供物品： | 板 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页当前第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页
SPRS698D – NOVEMBER 2010 – REVISED DECEMBER 2012
2.5.5
Peripheral Bus
To enable migration of peripherals between various Texas Instruments (TI) MCU family of devices, the
devices adopt a peripheral bus standard for peripheral interconnect. The peripheral bus bridge multiplexes
the various busses that make up the processor Memory Bus into a single bus consisting of 16 address
lines and 16 or 32 data lines and associated control signals. Three versions of the peripheral bus are
supported. One version supports only 16-bit accesses (called peripheral frame 2). Another version
supports both 16- and 32-bit accesses (called peripheral frame 1).
2.5.6
Real-Time JTAG and Analysis
The devices implement the standard IEEE 1149.1 JTAG (1) interface for in-circuit based debug.
Additionally, the devices support real-time mode of operation allowing modification of the contents of
memory, peripheral, and register locations while the processor is running and executing code and
servicing interrupts. The user can also single step through non-time-critical code while enabling time-
critical interrupts to be serviced without interference. The device implements the real-time mode in
hardware within the CPU. This is a feature unique to the 28x family of devices, requiring no software
monitor. Additionally, special analysis hardware is provided that allows setting of hardware breakpoint or
data/address watch-points and generating various user-selectable break events when a match occurs.
These devices do not support boundary scan; however, IDCODE and BYPASS features are available if
the following considerations are taken into account. The IDCODE does not come by default. The user
needs to go through a sequence of SHIFT IR and SHIFT DR state of JTAG to get the IDCODE. For
BYPASS instruction, the first shifted DR value would be 1.
2.5.7
Flash
The F28069, F28068, F28067, and F28066 devices contain 128K x 16 of embedded flash memory,
segregated into eight 16K x 16 sectors. The F28065, F28064, F28063, and F28062 devices contain 64K x
16 of embedded flash memory, segregated into eight 8K x 16 sectors. All devices also contain a single
1K x 16 of OTP memory at address range 0x3D 7800 – 0x3D 7BF9. The user can individually erase,
program, and validate a flash sector while leaving other sectors untouched. However, it is not possible to
use one sector of the flash or the OTP to execute flash algorithms that erase or program other sectors.
Special memory pipelining is provided to enable the flash module to achieve higher performance. The
flash/OTP is mapped to both program and data space; therefore, it can be used to execute code or store
data information. Addresses 0x3F 7FF0 – 0x3F 7FF5 are reserved for data variables and should not
contain program code.
NOTE
The Flash and OTP wait-states can be configured by the application. This allows applications
running at slower frequencies to configure the flash to use fewer wait-states.
Flash effective performance can be improved by enabling the flash pipeline mode in the
Flash options register. With this mode enabled, effective performance of linear code
execution will be much faster than the raw performance indicated by the wait-state
configuration alone. The exact performance gain when using the Flash pipeline mode is
application-dependent.
For more information on the Flash options, Flash wait-state, and OTP wait-state registers,
see the "Systems Control and Interrupts" chapter of the TMS320x2806x Piccolo Technical
Reference Manual (literature number SPRUH18).
(1)
IEEE Standard 1149.1-1990 Standard Test Access Port and Boundary Scan Architecture
32
Device Overview
Copyright 2010–2012, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| ECM30DCBD | CONN EDGECARD 60POS R/A .156 SLD |
| MCZ33742SEGR2 | IC SYSTEM BASIS CHIP CAN 28-SOIC |
| H3AKH-3418G | IDC CABLE - HSC34H/AE34G/HPK34H |
| EVAL-AD5235SDZ | BOARD EVAL FOR AD5235 |
| MCZ33742EGR2 | IC SYSTEM BASIS CHIP CAN 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMDXCNCD28075 | 功能描述:TMS320F28075 controlCARD C2000?, Piccolo? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000??，Piccolo?? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28075 安装类型:固定 内容:板 标准包装:1 |
| TMDXCNCD28343 | 功能描述:插座和适配器 Delfino C28343 controlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TMDXCNCD28346-168 | 功能描述:插座和适配器 Delfino C28346 DIM168 ControlCARD RoHS:否 制造商:Silicon Labs 产品:Adapter 用于:EM35x |
| TMDXCNCD28377D | 功能描述:TMS320F28377D controlCARD C2000?, Delfino? MCU 32-Bit C28x Embedded Evaluation Board 制造商:texas instruments 系列:C2000? Delfino? 零件状态:过期 板类型:评估平台 类型:MCU 32-位 核心处理器:C28x 操作系统:- 平台:controlCARD 配套使用产品/相关产品:TMS320F28377D 安装类型:固定 内容:板，电缆 标准包装:1 |
| TMDXCNCDH52C1 | 功能描述:子卡和OEM板 H52C1 Concerto controlCARD RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。