参数资料
型号: TMP86CP23AUG
厂商: Toshiba Corporation
英文描述: Zener Diode; Application: General; Pd (mW): 500; Vz (V): 1.8 to 2.0; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35
中文描述: 8位微控制器
文件页数: 94/204页
文件大小: 2324K
代理商: TMP86CP23AUG
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页当前第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页
Page 84
8. 18-Bit Timer/Counter (TC1)
8.3 Function
TMP86CP23AUG
8.3.4
Frequency Measurement mode
In this mode, the frequency of ECIN pin input pulse is measured. When using this mode, set
TC1CR1<TC1CK> to the external clock.
The edge of the ECIN input pulse is counted during “H” level of the window gate pulse selected by
TC1CR2<SGP>. To use ECNT input as a window gate pulse, TC1CR2<SGP> should be set to “00”.
An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate
pulse, that can be selected by TC1CR2<SGEDG>. In the interrupt service program, read the contents of
TREG1A while the count is stopped (window gate pulse is low), then clear the counter using
TC1CR1<TC1C>. When the counter is not cleared, counting up resumes from previous stopping value.
The window pulse status can be monitored by TC1SR<HECF>.
When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time,
TC1SR<HEOVF> is set to “1”. TC1SR<HEOVF> remains the previous data until the counter is required to be
cleared by TC1CR1<TC1C>.
Using TC6 output (
PWM6
/
PDO6
/
PPG6
) for the window gate pulse, external output of
PWM6
/
PDO6
/
PPG6
to
P33 can be controlled using TC1CR2<TC6OUT>. Zero-clearing TC1CR2<TC6OUT> outputs
PWM6
/
PDO6
/
PPG6
to P33; setting 1 in TC1CR2<TC6OUT> does not output
PWM6
/
PDO6
/
PPG6
to P33.
(TC1CR2<TC6OUT> is used to control output to P33 only. Thus, use the timer counter 6 control register to
operate/stop
PWM6
/
PDO6
/
PPG6
.)
When the internal window gate pulse is selected, the window gate pulse is set as follows.
The internal window gate pulse consists of “H” level period (Ta) that is counting time and “L” level period
(Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.
Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be
delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer.
Note 2: Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When
Tb is overwritten during the Tb period, the update is valid from the next Tb period.
Note 3: In case of TC1CR2<SEG> = "1", if window gate pulse becomes falling edge, the up counter stops plus "1"
regardless of ECIN input level. Therefore, if ECIN is always "H" or "L" level, count value becomes "1".
Note 4: In case of TC1CR2<SEG> = "0", because the up counter is counted on the falling edge of logical AND-ed
pulse (between ECIN pin input and window gate pulse), if window gate pulse becomes falling edge while
ECIN input is "H" level, the up counter stops plus "1". Therefore, if ECIN input is always "H" level, count
value becomes "1".
Table 8-2 Internal window gate pulse setting time
WGPSCK
NORMAL1/2,IDLE1/2 modes
SLOW1/2,
SLEEP1/2 modes
R/W
DV7CK=0
DV7CK=1
Ta
Setting "H" level period of the window
gate pulse
00
01
10
(16 - Ta)
×
2
12
/fc
(16 - Ta)
×
2
13
/fc
(16 - Ta)
×
2
14
/fc
(16 - Ta)
×
2
4
/fs
(16 - Ta)
×
2
5
/fs
(16 - Ta)
×
2
6
/fs
(16 - Ta)
×
2
4
/fs
(16 - Ta)
×
2
5
/fs
(16 - Ta)
×
2
6
/fs
Tb
Setting "L" level period of the window
gate pulse
00
01
10
(16 - Tb)
×
2
12
/fc
(16 - Tb)
×
2
13
/fc
(16 - Tb)
×
2
14
/fc
(16 - Tb)
×
2
4
/fs
(16 - Tb)
×
2
5
/fs
(16 - Tb)
×
2
6
/fs
(16 - Tb)
×
2
4
/fs
(16 - Tb)
×
2
5
/fs
(16 - Tb)
×
2
6
/fs
相关PDF资料
PDF描述
TMP86CP27AFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 1.9 to 2.1; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CS25ADFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 2.0 to 2.2; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CS25AFG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 2.2 to 2.4; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CS28FG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 2.1 to 2.3; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
TMP86CS44UG Zener Diode; Application: General; Pd (mW): 500; Vz (V): 2.3 to 2.5; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V): &#160; ESD (kV) min: -; Package: DO-35
相关代理商/技术参数
参数描述
TMP86CP23UG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 48K ROM , LCD - Rail/Tube
TMP86CP23UG7AP5 制造商:Toshiba America Electronic Components 功能描述:
TMP86CP27AFG 制造商:TOSHIBA 制造商全称:Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86CP27DFG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 48K ROM , LCD - Rail/Tube
TMP86CP27FG 制造商:Toshiba America Electronic Components 功能描述:TLCS870/C 48K ROM , LCD - Rail/Tube