参数资料
型号: TMR320C2811ZHHA
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: TMS320R2811, TMS320R2812 Digital Signal Processors
中文描述: TMS320R2811,TMS320R2812数字信号处理器
文件页数: 74/147页
文件大小: 2021K
代理商: TMR320C2811ZHHA
Peripherals
74
June 2004
SPRS257
The SPI module features include:
Four external pins:
SPISOMI: SPI slave-output/master-input pin
SPISIMO: SPI slave-input/master-output pin
SPISTE: SPI slave transmit-enable pin
SPICLK: SPI serial-clock pin
NOTE: All four pins can be used as GPIO, if the SPI module is not used.
Two operational modes: master and slave
Baud rate: 125 different programmable rates
Baud rate =
LSPCLK
(SPIBRR
LSPCLK
4
1) , when BRR
0
when BRR = 0, 1, 2, 3
=
,
Serial port performance is limited by I/O buffer switching speed. Internal prescalers must be adjusted
such that the peripheral speed is less than the I/O buffer speed limit—20 MHz maximum.
Data word length: one to sixteen data bits
Four clocking schemes (controlled by clock polarity and clock phase bits) include:
Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
Simultaneous receive and transmit operation (transmit function can be disabled in software)
Transmitter and receiver operations are accomplished through either interrupt-driven or polled
algorithms.
Nine SPI module control registers: Located in control register frame beginning at address 7040h.
All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register
is accessed, the register data is in the lower byte (7
0), and the upper byte (15
8) is read as zeros. Writing
to the upper byte has no effect.
Enhanced feature:
16-level transmit/receive FIFO
Delayed transmit control
A
相关PDF资料
PDF描述
TMR320C2811ZHHQ CTV 21C 21#16 PIN RECP
TMR320C2811ZHHS TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHA TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHQ TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHS TMS320R2811, TMS320R2812 Digital Signal Processors
相关代理商/技术参数
参数描述
TMR320C2811ZHHQ 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2811ZHHS 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHA 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHQ 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors
TMR320C2812GHHS 制造商:TI 制造商全称:Texas Instruments 功能描述:TMS320R2811, TMS320R2812 Digital Signal Processors