参数资料
型号: TMS320C6205ZHK200
厂商: Texas Instruments
文件页数: 20/73页
文件大小: 0K
描述: IC DSP FIXED POINT HP 288-BGA
标准包装: 1
系列: TMS320C62x
类型: 定点
接口: McBSP,PCI
时钟速率: 200MHz
非易失内存: 外部
芯片上RAM: 128kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.50V
工作温度: 0°C ~ 90°C
安装类型: 表面贴装
封装/外壳: 288-LFBGA
供应商设备封装: 288-BGA Microstar(16x16)
包装: 托盘
其它名称: 296-19385
TMS320C6205
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS106G OCTOBER 1999 REVISED JULY 2006
27
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
clock PLL
Most of the internal C6205 clocks are generated from a single source through the CLKIN pin. This source clock
either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or
bypasses the PLL to become the internal CPU clock.
To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5,
Table 3, and Table 4 show the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes.
Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.
To minimize the clock jitter, a single clean power supply should power both the C6205 device and the external
clock oscillator circuit. Noise coupling into PLLF directly impacts PLL clock jitter. The minimum CLKIN rise and
fall times should also be observed. For the input clock timing requirements, see the input and output clocks
electricals section.
ED[31,27,23]
(see Table 3)
PLL
PLLV
CLKIN
LOOP FILTER
PLLCLK
PLLMULT
CLKIN
PLLG
C2
Internal to C6205
CPU
CLOCK
C1
R1
3.3V
10
mF
0.1
mF
PLLF
EMI
Filter
C3
C4
1
0
CLKMODE0
(see Table 3)
NOTES: A. Keep the lead length and the number of vias between pin PLLF, pin PLLG, R1, C1, and C2 to a minimum. In addition, place all PLL
components (R1, C1, C2, C3, C4, and EMI Filter) as close to the C6000
DSP device as possible. Best performance is achieved
with the PLL components on a single side of the board without jumpers, switches, or components other than the ones shown.
B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4,
and the EMI Filter).
C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.
E. At power up, the PLL requires a falling edge of RESET to initialize the PLL engine. It may be necessary to toggle reset in order to
establish proper PLL operation.
Figure 5. External PLL Circuitry for Either PLL Multiply Modes or x1 (Bypass) Mode
PLL
PLLV
CLKIN
LOOP FILTER
PLLCLK
PLLMULT
CLKIN
PLLG
Internal to C6205
CPU
CLOCK
PLLF
1
0
3.3V
CLKMODE0
NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF to PLLG.
B. The 3.3-V supply for PLLV must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
Figure 6. External PLL Circuitry for x1 (Bypass) PLL Mode Only
相关PDF资料
PDF描述
8309-7003 CONN D-SUB RCPT 9POS W/INSERT
TAJB685K010A CAP TANT 6.8UF 10V 10% 1210
RW-053.3S CONV DC/DC 3W 4.5-9VIN 3.3VOUT
RW-0515S CONV DC/DC 3W 4.5-9VIN 15VOUT
AMC17DRAH CONN EDGECARD 34POS .100 R/A DIP
相关代理商/技术参数
参数描述
TMS320C6205ZHKA200 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6211 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211_08 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PORCESSORS
TMS320C6211B 制造商:TI 制造商全称:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211BGFN150 功能描述:数字信号处理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT