参数资料
型号: TMX320LF2404APAGS
厂商: Texas Instruments, Inc.
元件分类: 数字信号处理
英文描述: DSP CONTROLLERS
中文描述: DSP控制器
文件页数: 128/134页
文件大小: 1759K
代理商: TMX320LF2404APAGS
TMS320LF2407A,
TMS320LF2406A,
TMS320LF2403A,
TMS320LF2402A
TMS320LC2406A,
TMS320LC2404A,
TMS320LC2403A,
TMS320LC2402A
DSP
CONTROLLERS
SPRS145K
JUL
Y
2000
REVISED
AUGUST
2005
POST
OFFICE
BOX
1443
HOUST
ON,
TEXAS
77251
1443
93
SPI master mode external timing parameters (clock phase = 1) (see Figure 42)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
SPI WHEN (SPIBRR + 1)
IS ODD AND SPIBRR > 3
UNIT
NO.
MIN
MAX
MIN
MAX
UNIT
1
tc(SPC)M
Cycle time, SPICLK
4tc(CO)
128tc(CO)
5tc(CO)
127tc(CO)
ns
2§
tw(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 0)
0.5tc(SPC)M10
0.5tc(SPC)M
0.5tc(SPC)M0.5tc(CO)10
0.5tc(SPC)M 0.5tc(CO)
ns
2§
tw(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 1)
0.5tc(SPC)M10
0.5tc(SPC)M
0.5tc(SPC)M0.5tc(CO)10
0.5tc(SPC)M 0.5tc(CO)
ns
3§
tw(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5tc(SPC)M10
0.5tc(SPC)M
0.5tc(SPC)M+0.5tc(CO)10
0.5tc(SPC)M + 0.5tc(CO)
ns
3§
tw(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 1)
0.5tc(SPC)M10
0.5tc(SPC)M
0.5tc(SPC)M+0.5tc(CO)10
0.5tc(SPC)M + 0.5tc(CO)
ns
6§
tsu(SIMO-SPCH)M
Setup time, SPISIMO data
valid before SPICLK high
(clock polarity = 0)
0.5tc(SPC)M10
0.5tc(SPC)M 10
ns
6§
tsu(SIMO-SPCL)M
Setup time, SPISIMO data
valid before SPICLK low
(clock polarity = 1)
0.5tc(SPC)M10
0.5tc(SPC)M 10
ns
7§
tv(SPCH-SIMO)M
Valid time, SPISIMO data
valid after SPICLK high
(clock polarity =0)
0.5tc(SPC)M10
0.5tc(SPC)M 10
ns
7§
tv(SPCL-SIMO)M
Valid time, SPISIMO data
valid after SPICLK low
(clock polarity =1)
0.5tc(SPC)M10
0.5tc(SPC)M 10
ns
10§
tsu(SOMI-SPCH)M
Setup time, SPISOMI before
SPICLK high
(clock polarity = 0)
0
ns
10§
tsu(SOMI-SPCL)M
Setup time, SPISOMI before
SPICLK low
(clock polarity = 1)
0
ns
11§
tv(SPCH-SOMI)M
Valid time, SPISOMI data
valid after SPICLK high
(clock polarity = 0)
0.25tc(SPC)M10
0.5tc(SPC)M10
ns
11§
tv(SPCL-SOMI)M
Valid time, SPISOMI data
valid after SPICLK low
(clock polarity = 1)
0.25tc(SPC)M10
0.5tc(SPC)M10
ns
The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is set.
tc = system clock cycle time = 1/CLKOUT = tc(CO)
§ The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPICCR.6).
相关PDF资料
PDF描述
TMX320LF2404APGA DSP CONTROLLERS
TMX320LF2404APGEA DSP CONTROLLERS
TMX320LF2404APGES DSP CONTROLLERS
TN-476RD-2 9300 MHz - 9700 MHz RF/MICROWAVE SGL POLE FOUR THROW SWITCH, 1.9 dB INSERTION LOSS
TN-473R-1 9000 MHz - 9200 MHz RF/MICROWAVE SGL POLE FOUR THROW SWITCH, 1.8 dB INSERTION LOSS
相关代理商/技术参数
参数描述
TMX320LF2404APGA 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2404APGEA 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2404APGES 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2404APGS 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS
TMX320LF2404APZA 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS