- 您现在的位置：买卖IC网 > PDF目录10933 > TP3067N/NOPB (National Semiconductor)IC INTERFACE ENHANCED SER 20-DIP PDF资料下载
参数资料
| 型号： | TP3067N/NOPB |
| 厂商： | National Semiconductor |
| 文件页数： | 14/20页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE ENHANCED SER 20-DIP |
| 标准包装： | 18 |
| 类型： | PCM 编解码器/滤波器 |
| 数据接口： | 串行 |
| 分辨率（位）： | 8 b |
| ADC / DAC 数量： | 1 / 1 |
| 三角积分调变： | 无 |
| 电压 - 电源，模拟： | ±5V |
| 电压 - 电源，数字： | ±5V |
| 工作温度： | -25°C ~ 125°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-DIP |
| 包装： | 管件 |
| 其它名称： | *TP3067N *TP3067N/NOPB TP3067N |
Connection Diagrams
Dual-In-Line Package
TLH5070 – 2
Top View
Plastic Chip Carrier
TLH5070 – 6
Top View
Order Number TP3064J or TP3067J
See NS Package J20A
Order Number TP3064WM or TP3067WM
See NS Package M20B
Order Number TP3064N or TP3067N
See NS Package N20A
Order Number TP3064V or TP3067V
See NS Package V20A
Pin Description
Symbol
Function
VPOa
The non-inverted output of the receive power
amplifier
GNDA
Analog ground All signals are referenced to
this pin
VPOb
The inverted output of the receive power
amplifier
VPI
Inverting input to the receive power amplifier
VFRO
Analog output of the receive filter
VCC
Positive power supply pin VCCea5Vg5%
FSR
Receive frame sync pulse which enables
BCLKR to shift PCM data into DR FSR is an
8 kHz pulse train See
Figures 2 and 3 for
timing details
DR
Receive data input PCM data is shifted into
DR following the FSR leading edge
BCLKR
The bit clock which shifts data into DR after
the FSR leading edge May vary from 64 kHz
CLKSEL
to 2048 MHz Alternatively may be a logic
input which selects either
1536 MHz1544 MHz or 2048 MHz for
master clock in synchronous mode and
BCLKX is used for both transmit and receive
directions (see Table I)
MCLKR
Receive master clock Must be 1536 MHz
1544 MHz or 2048 MHz May be
PDN
asynchronous with MCLKX but should be
synchronous with MCLKX for best
performance When MCLKR is connected
continuously low MCLKX is selected for all
internal timing When MCLKR is connected
continuously high the device is powered
down
Symbol
Function
MCLKX
Transmit master clock Must be 1536 MHz
1544 MHz or 2048 MHz May be
asynchronous with MCLKR Best
performance is realized from synchronous
operation
BCLKX
The bit clock which shifts out the PCM data
on DX May vary from 64 kHz to 2048 MHz
but must be synchronous with MCLKX
DX
The TRI-STATE PCM data output which is
enabled by FSX
FSX
Transmit frame sync pulse input which
enables BCLKX to shift out the PCM data on
DX FSX is an 8 kHz pulse train see Figures 2
and
3 for timing details
TSX
Open drain output which pulses low during
the encoder time slot
ANLB
Analog Loopback control input Must be set
to logic ‘0’ for normal operation When pulled
to logic ‘1’ the transmit filter input is
disconnected from the output of the transmit
preamplifier and connected to the VPOa
output of the receive power amplifier
GSX
Analog output of the transmit input amplifier
Used to externally set gain
VFXIb
Inverting input of the transmit input amplifier
VFXIa
Non-inverting input of the transmit input
amplifier
VBB
Negative power supply pin VBBeb5Vg5%
2
相关PDF资料 |
PDF描述 |
|---|---|
| TP3067WM/NOPB | IC INTERFACE ENHANCED SER 20SOIC |
| TP3054WM-X/NOPB | IC INTERFACE ENHANCED SER 16SOIC |
| VI-26B-CU | CONVERTER MOD DC/DC 95V 200W |
| VI-263-CU | CONVERTER MOD DC/DC 24V 200W |
| VI-261-CU | CONVERTER MOD DC/DC 12V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TP3067V | 制造商:NSC 制造商全称:National Semiconductor 功能描述:``Enhanced' Serial Interface CMOS CODEC/Filter COMBO |
| TP3067V/A+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-Law CODEC |
| TP3067V/B+ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:A-Law CODEC |
| TP3067V/NOPB | 功能描述:IC INTERFACE ENHANCED SER 20PLCC RoHS:是 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
| TP3067V-X | 功能描述:IC INTERFACE ENHANCED SER 20PLCC RoHS:否 类别:集成电路 (IC) >> 接口 - 编解码器 系列:- 标准包装:2,500 系列:- 类型:立体声音频 数据接口:串行 分辨率（位）:18 b ADC / DAC 数量:2 / 2 三角积分调变:是 S/N 比，标准 ADC / DAC (db):81.5 / 88 动态范围，标准 ADC / DAC (db):82 / 87.5 电压 - 电源，模拟:2.6 V ~ 3.3 V 电压 - 电源，数字:1.7 V ~ 3.3 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-WFQFN 裸露焊盘 供应商设备封装:48-TQFN-EP（7x7） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。