- 您现在的位置：买卖IC网 > PDF目录98276 > TPA6130A2RTJTG4 (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PQCC20 PDF资料下载
参数资料
| 型号： | TPA6130A2RTJTG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 音频控制 |
| 英文描述： | 2 CHANNEL(S), VOLUME CONTROL CIRCUIT, PQCC20 |
| 封装： | 4 X 4 MM, GREEN, PLASTIC, QFN-20 |
| 文件页数： | 7/28页 |
| 文件大小： | 1198K |
| 代理商： | TPA6130A2RTJTG4 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
www.ti.com
GENERAL I
2C OPERATION
Register(N)
8-BitDatafor
Register(N+1)
SINGLE-AND MULTIPLE-BYTE TRANSFERS
SINGLE-BYTE WRITE
SLOS488B – NOVEMBER 2006 – REVISED FEBRUARY 2008
The I2C bus employs two signals; SDA (data) and SCL (clock), to communicate between integrated circuits in a
system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte
(8-bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is
acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master
device driving a start condition on the bus and ends with the master device driving a stop condition on the bus.
The bus uses transitions on the data terminal (SDA) while the clock is high to indicate start and stop conditions.
A high-to-low transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data-bit
transitions must occur within the low time of the clock period. These conditions are shown in Figure 37. The
master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another
device and then wait for an acknowledge condition. The TPA6130A2 holds SDA low during acknowledge clock
period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence.
Each device is addressed by a unique 7-bit slave address plus R/W bit (1 byte). All compatible devices share the
same signals via a bidirectional bus using a wired-AND connection.
An external pull-up resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. When
the bus level is 5 V, pull-up resistors between 1 k
and 2 k in value must be used.
Figure 37. Typical I2C Sequence
There is no limit on the number of bytes that can be transmitted between start and stop conditions. When the last
word transfers, the master generates a stop condition to release the bus. A generic data transfer sequence is
shown in Figure 37.
The serial control interface supports both single-byte and multi-byte read/write operations for all registers.
During multiple-byte read operations, the TPA6130A2 responds with data, a byte at a time, starting at the register
assigned, as long as the master device continues to respond with acknowledges.
The TPA6130A2 supports sequential I2C addressing. For write transactions, if a register is issued followed by
data for that register and all the remaining registers that follow, a sequential I2C write transaction has taken
place. For I2C sequential write transactions, the register issued then serves as the starting point, and the amount
of data subsequently transmitted, before a stop or start is transmitted, determines to how many registers are
written.
As shown in Figure 38, a single-byte data write transfer begins with the master device transmitting a start
condition followed by the I2C device address and the read/write bit. The read/write bit determines the direction of
the data transfer. For a write data transfer, the read/write bit must be set to 0. After receiving the correct I2C
device address and the read/write bit, the TPA6130A2 responds with an acknowledge bit. Next, the master
transmits the register byte corresponding to the TPA6130A2 internal memory address being accessed. After
receiving the register byte, the TPA6130A2 again responds with an acknowledge bit. Next, the master device
transmits the data byte to be written to the memory address being accessed. After receiving the data byte, the
TPA6130A2 again responds with an acknowledge bit. Finally, the master device transmits a stop condition to
complete the single-byte data write transfer.
Copyright 2006–2008, Texas Instruments Incorporated
15
Product Folder Link(s): TPA6130A2
相关PDF资料 |
PDF描述 |
|---|---|
| TPA6132A2RTER | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
| TPA6132A2RTET | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
| TPA6135A2RTER | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
| TPA6135A2RTET | 0.025 W, 2 CHANNEL, AUDIO AMPLIFIER, PQCC16 |
| TPA6138A2PWR | 0.04 W, 2 CHANNEL, AUDIO AMPLIFIER, PDSO14 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPA6130A2YZH | 制造商:TI 制造商全称:Texas Instruments 功能描述:138-mW DIRECTPATH STEREO HEADPHONE AMPLIFIER WITH I2C VOLUME CONTROL |
| TPA6130A2YZHR | 功能描述:音频放大器 138-mW DirectPath Stereo Headphone Amp RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
| TPA6130A2YZHT | 功能描述:音频放大器 138-mW DirectPath Stereo Headphone Amp RoHS:否 制造商:STMicroelectronics 产品:General Purpose Audio Amplifiers 输出类型:Digital 输出功率: THD + 噪声: 工作电源电压:3.3 V 电源电流: 最大功率耗散: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:TQFP-64 封装:Reel |
| TPA6132A2 | 制造商:TI 制造商全称:Texas Instruments 功能描述:25-mW DIRECTPATH? STEREO HEADPHONE AMPLIFIER WITH POP SUPPRESSION |
| TPA6132A2EVM2 | 功能描述:音频 IC 开发工具 TPA6132A2EVM2 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
发布紧急采购，3分钟左右您将得到回复。