- 您现在的位置：买卖IC网 > PDF目录150841 > TPS3600D33PWRG4 (TEXAS INSTRUMENTS INC) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 PDF资料下载
参数资料
| 型号： | TPS3600D33PWRG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封装： | 5.10 X 6.60 MM, GREEN, PLASTIC, TSSOP-14 |
| 文件页数： | 24/26页 |
| 文件大小： | 677K |
| 代理商： | TPS3600D33PWRG4 |
TPS3600D20, TPS3600D25, TPS3600D33, TPS3600D50
BATTERY BACKUP SUPERVISORS FOR LOW POWER PROCESSORS
SLVS336B DECEMBER 2000 REVISED JANUARY 2007
7
detailed description (continued)
25
s
200 ms
100
A
t
IBAT
Figure 1. BATTOK Timing
chip-enable signal gating
The internal gating of chip-enable signals (CE) prevents erroneous data from corrupting CMOS RAM during
an under-voltage condition. The TPS3600 use a series transmission gate from CEIN to CEOUT. During normal
operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset
is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short
CE propagation delay from CEIN to CEOUT enables the TPS3600 devices to be used with most processors.
The CE transmission gate is disabled and CEIN is high impedance (disable mode) while reset is asserted.
During a power-down sequence when VDD crosses the reset threshold, the CE transmission gate will be
disabled and CEIN immediately becomes high impedance if the voltage at CEIN is high. If CEIN is low during
reset is asserted, the CE transmission gate will be disabled same time when CEIN goes high, or 15
s after reset
asserts, whichever occurs first. This will allow the current write cycle to complete during power down. When the
CE transmission gate is enabled, the impedance of CEIN appears as a resistor in series with the load at CEOUT.
The overall device propagation delay through the CE transmission gate depends on VOUT, the source
impedance of the device connected to CEIN and the load at CEOUT. To achieve minimum propagation delay,
the capacitive load at CEOUT should be minimized, and a low-output-impedance driver be used.
During disable mode, the transmission gate is off and an active pullup connects CEOUT to VOUT. This pullup
turns off when the transmission gate is enabled.
15
s
CEIN
CEOUT
RESET
t
Figure 2. Chip-Enable Timing
www.ti.com
相关PDF资料 |
PDF描述 |
|---|---|
| TL3844DE4-8 | 1 A SWITCHING REGULATOR, 500 kHz SWITCHING FREQ-MAX, PDSO8 |
| TLE8366EV | SWITCHING REGULATOR, PDSO8 |
| TS825CX5GRF | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO5 |
| TMM-126-06-LM-D-SM-13-P-A | 51 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
| TMM-126-06-LM-D-SM-13-P-M | 51 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TPS3600D50 | 制造商:TI 制造商全称:Texas Instruments 功能描述:BATTERY-BACKUP SUPERVISORS FOR LOW-POWER PROCESSORS |
| TPS3600D50PW | 功能描述:监控电路 Battery-Backup for LP Processor RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| TPS3600D50PWG4 | 功能描述:监控电路 Battery-Backup for LP Processor RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| TPS3600D50PWR | 功能描述:监控电路 Battery-Backup for LP Processor RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| TPS3600D50PWRG4 | 功能描述:监控电路 Battery-Backup for LP Processor RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。