VDDQ and VTT Discharge Control
Current Protection for VDDQ
V
TRIP (mV) + RTRIP (kW)
10 (mA)
(4)
I
OCP +
V
TRIP
R
DS(on)
)
I
RIPPLE
2
+
V
TRIP
R
DS(on)
)
1
2
L
f
V
IN * VOUT
V
OUT
V
IN
(5)
Current Protection for VTT
SLUS609H – MAY 2004 – REVISED JULY 2009................................................................................................................................................................ www.ti.com
TPS51116 discharges VDDQ, VTTREF and VTT outputs during S3 and S5 are both low. There are two different
discharge modes. The discharge mode can be set by connecting MODE pin as shown in
Table 3.Table 3. Discharge Selection
MODE
DISCHARGE MODE
V5IN
No discharge
VDDQ
Tracking discharge
GND
Non-tracking discharge
When in tracking-discharge mode, TPS51116 discharges outputs through the internal VTT regulator transistors
and VTT output tracks half of VDDQ voltage during this discharge. Note that VDDQ discharge current flows via
VLDOIN to LDOGND thus VLDOIN must be connected to VDDQ output in this mode. The internal LDO can
handle up to 3 A and discharge quickly. After VDDQ is discharged down to 0.2 V, the internal LDO is turned off
and the operation mode is changed to the non-tracking-discharge mode.
When in non-tracking-discharge mode, TPS51116 discharges outputs using internal MOSFETs which are
connected to VDDQSNS and VTT. The current capability of these MOSFETs are limited to discharge slowly.
Note that VDDQ discharge current flows from VDDQSNS to PGND in this mode. In case of no discharge mode,
TPS51116 does not discharge output charge at all.
The SMPS has cycle-by-cycle overcurrent limiting control. The inductor current is monitored during the OFF state
and the controller keeps the OFF state during the inductor current is larger than the overcurrent trip level. The
trip level and current sense scheme are determined by CS pin connection (see Current Sensing Scheme
section). For resistor sensing scheme, the trip level, VTRIP, is fixed value of 60 mV.
For RDS(on) sensing scheme, CS terminal sinks 10 A and the trip level is set to the voltage across this RTRIP
resistor.
As the comparison is done during the OFF state, VTRIP sets valley level of the inductor current. Thus, the load
current at overcurrent threshold, IOCP, can be calculated as shown in Equation 5. In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output
voltage tends to fall down. If the output voltage becomes less than Powergood level, the VTRIP is cut into half and
the output voltage tends to be even lower. Eventually, it crosses the undervoltage protection threshold and
shutdown.
The LDO has an internally fixed constant overcurrent limiting of 3.8 A while operating at normal condition. This
trip point is reduced to 2.2 A before the output voltage comes within 5% of the target voltage or goes outside of
10% of the target voltage.
16
Copyright 2004–2009, Texas Instruments Incorporated