V
OUTMAX + 0.87
V
INMIN * IOMAX
0.230 ) VD * IOMAX
R
L * VD
V
OUTMIN + 0.12
V
INMAX * IOMIN
0.110 ) VD * IOMIN
R
L * VD
H(s) +
1 )
s
2p
Fz1
1 )
s
2p
Fz2
s
2p
Fp0
1 )
s
2p
Fp1
1 )
s
2p
Fp2
1 )
s
2p
Fp3
SLVS910 – SEPTEMBER 2009 ......................................................................................................................................................................................... www.ti.com
ADVANCED INFORMATION
Output Voltage Limitations
Due to the internal design of the TPS5410, there are both upper and lower output voltage limits for any given
input voltage. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 87%
and is given by:
(21)
Where:
VINMIN = minimum input voltage
IOMAX = maximum load current
VD = catch diode forward voltage.
RL= output inductor series resistance.
This equation assumes maximum on resistance for the internal high side FET.
The lower limit is constrained by the minimum controllable on time which may be as high as 200 ns. The
approximate minimum output voltage for a given input voltage and minimum load current is given by:
(22)
Where:
VINMAX = maximum input voltage
IOMIN = minimum load current
VD = catch diode forward voltage.
RL= output inductor series resistance.
This equation assumes nominal on resistance for the high side FET and accounts for worst case variation of
operating frequency set point. Any design operating near the operational limits of the device should be
checked to assure proper functionality.
Internal Compensation Network
The design equations given in the example circuit can be used to generate circuits using the TPS5410. These
designs are based on certain assumptions, and always select output capacitors within a limited range of ESR
values. If a different capacitor type is desired, it may be possible to fit one to the internal compensation of the
TPS5410.
Equation 23 gives the nominal frequency response of the internal voltage-mode type III compensation
network:
(23)
Where
Fp0 = 2165 Hz, Fz1 = 2170 Hz, Fz2 = 2590 Hz
Fp1 = 24 kHz, Fp2 = 54 kHz, Fp3 = 440 kHz
Fp3 represents the non-ideal parasitics effect.
Using this information along with the desired output voltage, feed forward gain and output filter characteristics,
the closed loop transfer function can be derived.
16
Copyright 2009, Texas Instruments Incorporated