- 您现在的位置：买卖IC网 > PDF目录244164 > TS80C51RD2-EER (ATMEL CORP) 8-BIT, MICROCONTROLLER, PQFP44 PDF资料下载
参数资料
| 型号： | TS80C51RD2-EER |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MICROCONTROLLER, PQFP44 |
| 封装： | 1.40 MM HEIGHT, VQFP-44 |
| 文件页数： | 3/74页 |
| 文件大小： | 689K |
| 代理商： | TS80C51RD2-EER |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页
Rev. C - 06 March, 2001
11
TS80C51RA2/RD2
TS83C51RB2/RC2/RD2
TS87C51RB2/RC2/RD2
6. TS80C51Rx2 Enhanced Features
In comparison to the original 80C52, the TS80C51Rx2 implements some new features, which are:
The X2 option.
The Dual Data Pointer.
The extended RAM.
The Programmable Counter Array (PCA).
The Watchdog.
The 4 level interrupt priority system.
The power-off flag.
The ONCE mode.
The ALE disabling.
Some enhanced features are also located in the UART and the timer 2.
6.1. X2 Feature
The TS80C51Rx2 core needs only 6 clock periods per machine cycle. This feature called ”X2” provides the
following advantages:
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Save power consumption while keeping same CPU power (oscillator power saving).
Save power consumption by dividing dynamically operating frequency by 2 in operating and idle modes.
Increase CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the XTAL1 signal and the main
clock input of the core (phase generator). This divider may be disabled by software.
6.1.1. Description
The clock for the whole circuit and peripheral is first divided by two before being used by the CPU core and
peripherals. This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is bypassed,
the signals on XTAL1 must have a cyclic ratio between 40 to 60%. Figure 1. shows the clock generation block
diagram. X2 bit is validated on XTAL1
÷2 rising edge to avoid glitches when switching from X2 to STD mode.
Figure 2. shows the mode switching waveforms.
Figure 1. Clock Generation Diagram
XTAL1
2
CKCON reg
X2
state machine: 6 clock cycles.
CPU control
FOSC
FXTAL
0
1
XTAL1:2
相关PDF资料 |
PDF描述 |
|---|---|
| TS87C51RB2-LCEB | 8-BIT, OTPROM, 30 MHz, MICROCONTROLLER, PQFP44 |
| TS87C51RD2-EED | 8-BIT, OTPROM, MICROCONTROLLER, PQFP44 |
| TS87C51RD2-MCBB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44 |
| TS87C51RD2-VCBB | 8-BIT, OTPROM, 40 MHz, MICROCONTROLLER, PQCC44 |
| TMS320LC542PBK-40 | 16-BIT, 100 MHz, OTHER DSP, PQFP128 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TS80C51RD2-ELB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS80C51RD2-ELD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS80C51RD2-ELR | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS80C51RD2-EMB | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
| TS80C51RD2-EMD | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Microcontroller |
发布紧急采购，3分钟左右您将得到回复。