参数资料
型号: TSC21020F-20SASB
英文描述: IC CYCLONE III FPGA 40K 324 FBGA
中文描述: 数字信号处理器| 32位|的CMOS | RAD数据通信硬|美巡赛| 223PIN |陶瓷
文件页数: 31/51页
文件大小: 763K
代理商: TSC21020F-20SASB
31
TSC21020F
4153F
AERO
06/03
Clock Signal
Figure 3.
Clock
Reset
Parameter
20 MHz
Unit
Min
Max
T
CK
CLKIN Period
50
150
ns
t
CKH
CLKIN Width High
10
ns
t
CKL
CLKIN Width Low
10
ns
Parameter
20 MHz
Frequency
Dependency
(1)
Unit
Min
Max
Min
Max
t
WRST
(2)
RESET Width Low
200
4t
CK
ns
t
SRST
before CLKIN High
(3)
RESET Setup
29
50
29 + DT/2
30
ns
Notes:
1. DT = t
CK
- 50 ns
2. Applies after the power-up sequence is complete. At power up, the Internal Phase
Locked Loop requires no more than 1000CLKIN cycles while RESET is low, assum-
ing stable V
DD
and CLKIN (not including clock oscillator start-up time).
3. Specification only applies in cases where multiple TSC21020F processors are
required to execute in program counter lock-step (all processors start execution at
location 8 in the same cycle). See the Hardware Configuration chapter of the
ADSP-21020 User’s Manual from Analog Devices
for reset sequence information.
相关PDF资料
PDF描述
TSC21020F-20SASC IC CYCLONE III FPGA 40K 484FBGA
TSC21020F-20SASL1 IC CYCLONE III FPGA 40K 484FBGA
TSC21020F-20SASL2 IC CYCLONE III FPGA 40K 484 FBGA
TSC21020F-20SASL3 IC CYCLONE III FPGA 40K 780FBGA
TSC21020F-20SB IC CYCLONE III FPGA 40K 780FBGA
相关代理商/技术参数
参数描述
TSC21020F-20SASC 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC
TSC21020F-20SASL1 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC
TSC21020F-20SASL2 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC
TSC21020F-20SASL3 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC
TSC21020F-20SB 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP|32-BIT|CMOS| RAD HARD|QFL|256PIN|CERAMIC