- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC106AMGU83CE (ATMEL CORP) PCI BUS CONTROLLER, CBGA303 PDF资料下载
参数资料
| 型号： | TSPC106AMGU83CE |
| 厂商： | ATMEL CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, CBGA303 |
| 封装： | 21 X 25 MM, 3.16 MM HEIGHT, 1.27 MM PITCH, CERAMIC, BGA-303 |
| 文件页数： | 21/40页 |
| 文件大小： | 569K |
| 代理商： | TSPC106AMGU83CE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
28
TSPC106
2102B–HIREL–02/02
Output AC Specifications
Table 18 provides the output AC timing specifications as shown in Figure 10.
Notes:
1. Processor and memory interface signals are specified from the rising edge of the 60x bus clock.
2. Output specifications are measured from 1.4V on the rising edge of SYSCLK to the TTL level (0.8V or 2.0V) of the signal in
question. Both input and output timings are measured at the pin.
3. The maximum timing specification assumes CL =50pF.
4. The shared outputs TS and ARTRY require pull-up resistors to hold them negated when there is no bus master driving them.
5. When the TSPC106 is configured for asynchronous L2 cache SRAMs, the DWE[0:2] signals have a maximum SYSCLK to
output valid time of (0.5 x t
PROC) + 8.0 ns (where tPROC is the 60x bus clock cycle time).
6. PCI 3.3V signaling environment signals are measured from 1.65V (V
DD÷ 2) on the rising edge of SYSCLK to VOH =3.0V or
VOL =0.3V.
7. The minimum timing specification assumes CL =50 pF.
8. tSYSCLK is the period of the external bus clock (SYSCLK) in nanoseconds (ns). When the unit is given as tSYSCLK,the num-
bers given in the table must be multiplied by the period of SYSCLK to compute the actual duration in nanoseconds of the
parameter in question.
9. These values are guaranteed by design and are not tested.
10. PCI devices which require more than the PCI-specified hold time of TH = 0 ns or systems where clock skew approaches the
PCI-specified allowance of 2 ns may not work with the TSPC106. For workarounds, see Motorola application note “Design-
ing PCI 2.1-compliant MPC106 Systems” (order number AN1727/D).
Table 18. Output AC Timing Specifications (VDD = 3.3V ± 5% dc, GND = 0V dc, CL =50pF, -55°C ≤ TC ≤ 125°C)
Ref
Characteristic
66 MHz
83.3 MHz
Unit
Min
Max
Min
Max
12
SYSCLK to output driven (output enable
time)
(9)
2.0
ns
13a
SYSCLK to output valid (for TS and
ARTRY)
(1,2,3,4)
7.0
6.0
ns
13b
SYSCLK to output valid (for all non-PCI
signals except TS,ARTRY,RAS[0:7] and
CAS[0:7]) and DWE[0:2]
(1,2,3,5)
7.0
6.0
ns
14a
SYSCLK to output valid (for RAS[0:7] and
CAS[0:7])
(1, 2, 3)
7.0
6.0
ns
14b
SYSCLK to output valid
(for PCI signals)
(3, 6)
11.0
ns
15a
SYSCLK to output invalid for all non-PCI
signals (output hold)
(7, 10)
1.0
ns
15b
SYSCLK to output valid for PCI signals
(output hold)
(7)
1.0
ns
18
SYSCLK to ARTRY high impedance
before precharge (output hold)
(9)
8.0
ns
19
SYSCLK to ARTRY precharge enable
(8, 9)
(0.4 x tSYSCLK)
+2.0
(0.4 x tSYSCLK)
+2.0
ns
21
SYSCLK to ARTRY high impedance after
precharge
(8, 9)
(1.5 x tSYSCLK)
+8.0
(1.5 x tSYSCLK)
+8.0
ns
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC106AMGU/T83CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC106AVG83CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC106AVGS66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC106AMGSU66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC603RMAB/Q6LC | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC106AVG | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:PCI Bus Bridge Memory Controller 66-83 MHz |
| TSPC106AVG66CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVG66CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVG83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVG83CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。