- 您现在的位置：买卖IC网 > PDF目录373745 > TSS463-AAR (ATMEL CORP) VAN Data Link Controller with Serial Interface PDF资料下载
参数资料
| 型号： | TSS463-AAR |
| 厂商： | ATMEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | VAN Data Link Controller with Serial Interface |
| 中文描述： | 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDSO16 |
| 封装： | SOP-16 |
| 文件页数： | 24/60页 |
| 文件大小： | 816K |
| 代理商： | TSS463-AAR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
24
TSS463-AA
4205B–AUTO–12/04
Transmission diagnosis
The transmission compares RxD1 and RxD2 inputs (through the input comparators
and the filters) with the data transmitted on TxD output.
At a time when the transmission logic generates a dominant - recessive transition,
the inputs can give different values. Taking into account the filtering delay, the bus
line seen as dominant is assumed to be correct, the other one, recessive, is
considered faulty. The diagnosis mode is changed to reflect that.
Protocol fault
The protocol fault is detected by counting the number of consecutive dominant
timeslots.
If eight consecutive timeslots are dominant, the diagnosis mode will change to the
major error mode.
Generation of Internal
Signals
RI Signal (Return to Idle)
This signal is used to return to nominal mode in the three specified selection modes (see
“Diagnosis States” on page 22 and “Programming Modes” on page 25). The RI signal is
disabled in automatic selection mode.
The RI signal is a pulse generated when an EOF is detected. Thus, at the end of each
frame, regarding the diagnosis status bit Sa, Sb and Sc, the user can make its own
choice.
SDC Signal (Synchronous
Diagnosis Clock)
This time base is used by diagnosis system in automatic selection mode (see
Section “Programming Modes”, page 25) when no event is recorded on the bus.
The SDC is generated either by a special SDC divider connected to the timeslot clock,
or can be performed manually. The SDC clock period must be long compared to the
timeslot duration.
A typical SDC period should be greater than the maximum frame length appearing on
the VAN network.
TIP Signal (Transmission in
Progress)
This signal must be enabled to allow the transmission diagnosis (see Section “Transition
Analyses”, page 23).
The TIP turns on synchronously with the beginning of the transmission:
for asynchronous bus access, the beginning of SOF;
for synchronous bus access, the beginning of the identifier field; and
for a request of in frame reply, the RTR bit of the command field.
The TIP turns off synchronously with the end of the transmission:
after EOF;
after a losing of arbitration or a code violation detection; and
for a requestor of in frame reply, when the arbitration is lost on RTR the bit.
This signal is not generated when the transmission logic only sends an ACK.
相关PDF资料 |
PDF描述 |
|---|---|
| TSS463A-TERZ | VAN Data Link Controller with Serial Interface |
| TSS463C | VAN Data Link Controller with Serial Interface |
| TSS4B02G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS4B03G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS4B01G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSS463A-TERZ | 功能描述:网络控制器与处理器 IC ASICS RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| TSS463B | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Serial VAN Data Link Controller |
| TSS463B_03 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Serial VAN Data Link Controller |
| TSS463B_04 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface |
| TSS463B-TERA | 制造商:Temic 功能描述:LAN Node Controller, 16 Pin, SOP |
发布紧急采购，3分钟左右您将得到回复。