- 您现在的位置：买卖IC网 > PDF目录98306 > TVP7001PZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF资料下载
参数资料
| 型号： | TVP7001PZPR |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封装： | PLASTIC, TQFP-100 |
| 文件页数： | 3/35页 |
| 文件大小： | 504K |
| 代理商： | TVP7001PZPR |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页
www.ti.com
COAST
HSYNC
Phase
Detector
PLL Control
Register 0x03
Bit [5:3]
PLL Control
Register 0x03
Bit [7:6]
Phase Select
Register 0x04
Bit [7:3]
Charge
Pump
VCO
Phase
Select
Divider
ADC
Sampling
CLK
External
Clock
PLL Divide
Register 0x01
and 0x02
Bit [11:0]
Loop
Filter
÷ N
N = 1 or 2
SLES164 – FEBBRUARY 2006
Analog PLL
The analog PLL generates a high-frequency internal clock used by the ADC sampling and data clocking out to
derive the pixel output frequency with programmable phase. The reference signal for this PLL is the horizontal
sync signal supplied on the HSYNC input or from extracted horizontal sync of sync slicer block for embedded
sync signals. The analog PLL consisted of phase detector, loop filter, voltage controlled oscillator (VCO), divider
and phase select. The analog block diagram is shown at Figure 3.
Figure 3. PLL Block Diagram
The COAST signal is used to allow the PLL to keep running at the same frequency, in the absence of the
incoming HSYNC signal or disordered HSYNC period. This is useful during the vertical sync period, or any other
time that the HSYNC is not available.
There are several PLL controls to produce the correct sampling clock. The 12-bit divider register is
programmable to select exact multiplication number to generate the pixel clock in the range of 12 MHz to 165
MHz. The 3-bit loop filter current control register is to control the charge pump current that drives the low-pass
loop filter. The applicable current values are listed in the Table 1.
The 2-bit VCO range control is to improve the noise performance of the TVP7001. The frequency ranges for the
VCO are shown in Table 1. The phase of the PLL generated clock can be programmed in 32 uniform steps over
a single clock period (360/32=11.25 degrees phase resolution) so that the sampling phase of the ADC can be
accurately controlled.
In addition to sourcing the ADC channel clock from the PLL, an external pixel clock can be used (from pin 80).
The PLL characteristics are determined by the loop filter design, by the PLL charge pump current, and by the
VCO range setting. The loop filter design is shown in Figure 4. Supported settings of VCO range and charge
pump current for VESA standard display modes are listed in Table 1.
11
相关PDF资料 |
PDF描述 |
|---|---|
| TVP7001PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TVP70025IPZPR | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TVP70025IPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TVP7002PZPR | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TVP7002 | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRIPLE 8-/10-BIT 165-/110-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL |
| TVP70025I | 制造商:TI 制造商全称:Texas Instruments 功能描述:TRIPLE 10-BIT, 90-MSPS, VIDEO AND GRAPHICS DIGITIZER WITH HORIZONTAL PLL |
| TVP70025IPZP | 功能描述:视频模拟/数字化转换器集成电路 Tr 8/10B,165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel |
| TVP70025IPZPR | 功能描述:视频模拟/数字化转换器集成电路 Tr 8/10B,165/110MSPS Video ADC RoHS:否 制造商:Texas Instruments 输入信号类型:Differential 转换器数量:1 ADC 输入端数量:4 转换速率:3 Gbps 分辨率:8 bit 结构: 输入电压:3.3 V 接口类型:SPI 信噪比: 电压参考: 电源电压-最大:3.45 V 电源电压-最小:3.15 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:TCSP-48 封装:Reel |
| TVP7002EVM | 功能描述:视频 IC 开发工具 TVP7002 Eval Mod RoHS:否 制造商:Texas Instruments 产品:Evaluation Boards 类型:YPbPr to RGBHV Converters 工具用于评估:LMH1251 工作电源电压:5 V |
发布紧急采购，3分钟左右您将得到回复。