- 您现在的位置：买卖IC网 > PDF目录225499 > V54C3128404VBLF8PC (PROMOS TECHNOLOGIES INC) 32M X 4 SYNCHRONOUS DRAM, 6 ns, PBGA60 PDF资料下载
参数资料
| 型号： | V54C3128404VBLF8PC |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 32M X 4 SYNCHRONOUS DRAM, 6 ns, PBGA60 |
| 封装： | LEAD FREE, MO-210, FBGA-60 |
| 文件页数： | 47/54页 |
| 文件大小： | 693K |
| 代理商： | V54C3128404VBLF8PC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页
51
V54C3128(16/80/40)4VB Rev. 1.2 January 2005
ProMOS TECHNOLOGIES
V54C3128(16/80/40)4VB
Clock Enable (CKE) Truth Table:
Abbreviations:
RA = Row Address
BS = Bank Address
CA = Column Address
AP = Auto Precharge
Notes for SDRAM function truth table:
1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (andAP).
5. Illegal if any bank is not Idle.
6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any
command other than EXIT.
7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
8. Must be legal command as defined in the SDRAM function truth table.
STATE(n)
CKE
n-1
CKE
nCS
RAS
CAS
WE
Addr
ACTION
Self-Refresh6
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
INVALID
EXIT Self-Refresh, Idle after tRC
ILLEGAL
NOP (Maintain Self-Refresh)
Power-Down
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
H
L
X
INVALID
EXIT Power-Down, > Idle.
ILLEGAL
NOP (Maintain Low-Power Mode)
All. Banks
Idle
7
H
L
H
L
X
H
L
X
H
L
X
H
L
H
L
X
H
L
X
H
L
X
Refer to the function truth table
Enter Power- Down
ILLEGAL
Enter Self-Refresh
ILLEGAL
NOP
相关PDF资料 |
PDF描述 |
|---|---|
| V54C365804VCT8L | 8M X 8 SYNCHRONOUS DRAM, 7 ns, PDSO54 |
| V55C2256164VGLK-10H | SYNCHRONOUS DRAM, PBGA54 |
| V585ME07 | VCO, 1100 MHz - 2100 MHz |
| V585ME14 | VCO, 1470 MHz - 1875 MHz |
| V58C2128404SBLT6I | 32M X 4 DDR DRAM, 0.7 ns, PDSO66 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V54C3128404VS | 制造商:MOSEL 制造商全称:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128404VT | 制造商:MOSEL 制造商全称:MOSEL 功能描述:128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 |
| V54C3128804VAT | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
| V54C3128804VAT7 | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
| V54C3128804VAT8 | 制造商:MOSEL 制造商全称:MOSEL 功能描述:HIGH PERFORMANCE 143/133/125MHz 3.3 VOLT 16M X 8 SYNCHRONOUS DRAM 4 BANKS X 4Mbit X 8 |
发布紧急采购，3分钟左右您将得到回复。