- 您现在的位置：买卖IC网 > PDF目录202172 > V59C1G01408QAUP25A (PROMOS TECHNOLOGIES INC) 256M X 4 DDR DRAM, PBGA68 PDF资料下载
参数资料
| 型号： | V59C1G01408QAUP25A |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 256M X 4 DDR DRAM, PBGA68 |
| 封装： | GREEN, FBGA-68 |
| 文件页数： | 5/79页 |
| 文件大小： | 1028K |
| 代理商： | V59C1G01408QAUP25A |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
13
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Address Field
Extended Mode Register(2)
0*1
BA0 A15 *2 ~ A13
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
*1 BA0 , BA1, and BA2 must be programmed to 0 when setting the mode register during initialization.
BA1
1
EMRS(2) Programming:
*1
A12
Address Field
Extended Mode Register(3)
*1 : EMRS(3) is reserved for future use and all bits except BA0, BA1, BA2 must be programmed to 0 when setting
the mode register during initialization.
*2 : A14 and A15 is reserved for future usage.
EMRS(3) Programming: Reserved*1
0 *2
BA2
0
0*1
BA0 A15 *2 ~ A13
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
1
BA1
1
A12
0 *2
BA2
0
PASR
The PASR bits allows the user to dynamically customize the memory array size to the actual needs. This feature
allows the device to reduce standby current by refreshing only the memory arrays that contain essential
data.The refresh options are full array, one-half array, one-quarter array, three-fourth array, or none of the array.
The mapping of these partitions can start at either the beginning or the end of the address map. Please see
the following table.
PASR
PA SR[ 2]
A CTIVE SECTION
00
0
Full array
0
1
1/2 array (Banks 0,1, 2, 3)
0
1
0
1/4 array (Bank 0, 1)
0
1
1/8 array (Bank 0)
1
0
3/4 array (Banks 2,3,4,5,6,7)
1
0
1
1/2 array (Banks 4, 5, 6, 7)
1
0
1/4 array (Bank 6,7)
1
1/8 array (Bank 7)
PA SR[1]
PASR[ 0]
*2 : A14 and A15 is reserved for future usage.
A7
High Temperature Self Refresh rate enable
0
1
Commercial temperature default
Industrial temperature option:
use if Tc exceeds 86 C
o
*3 : At tOPER 85~95 C, Double refresh rate (tREFI: 3.9us) is required, and to enter self refresh mode
at this temperature range it must be required an EMRS command to change itself refresh rate.
O
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1512164QALJ25AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QALP37I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUJ5I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUP19AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QALP25E | 32M X 16 DDR DRAM, BGA92 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 PIN PLUNGER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4D | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
| V5A010CB4E | 制造商:Honeywell Sensing and Control 功能描述:MICROSWITCH V5 ROLLER LEVER |
发布紧急采购，3分钟左右您将得到回复。