- 您现在的位置：买卖IC网 > PDF目录300084 > V827332N04SXT-B0 (MOSEL-VITELIC) 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 PDF资料下载
参数资料
| 型号： | V827332N04SXT-B0 |
| 厂商： | MOSEL-VITELIC |
| 元件分类： | DRAM |
| 英文描述： | 32M X 72 DDR DRAM MODULE, 0.75 ns, DMA184 |
| 封装： | DIMM-184 |
| 文件页数： | 11/15页 |
| 文件大小： | 450K |
| 代理商： | V827332N04SXT-B0 |
MOSEL VITELIC
V827332N04S
5
V827332N04S Rev. 1.1 May 2002
Serial Presence Detect Information
Bin Sort:
A1 (PC1600 @ CL2)
B0 (PC2100B @ CL2.5)
B1 (PC2100A @ CL2)
Byte #
Function described
Function Supported
Hex value
A1
B0
B1
A1
B0
B1
0
Defines # of Bytes written into serial memory at module manufacturer
128bytes
80h
1
Total # of Bytes of SPD memory device
256bytes
08h
2
Fundamental memory type
SDRAM DDR
07h
3
# of row address on this assembly
12
0Ch
4
# of column address on this assembly
11
0Bh
5
# of module Rows on this assembly
1 Bank
01h
6
Data width of this assembly
72 bits
48h
7
.........Data width of this assembly
-
00h
8
VDDQ and interface standard of this assembly
SSTL 2.5V
04h
9
DDR SDRAM cycle time at CAS Latency =2.5
8ns
7.5ns
7ns
80h
75h
70h
10
DDR SDRAM Access time from clock at CL=2.5
±0.8ns
±0.75n
80h
75h
11
DIMM configuration type(Non-parity, Parity, ECC)
Non-parity, ECC
02h
12
Refresh rate & type
15.6us & Self refresh
80h
13
Primary DDR SDRAM width
x4
04h
14
Error checking DDR SDRAM data width
x4
04h
15
Minimum clock delay for back-to-back random column
address
tCCD=1CLK
01h
16
DDR SDRAM device attributes : Burst lengths supported
2,4,8
0Eh
17
DDR SDRAM device attributes : # of banks on each DDR SDRAM
4 banks
04h
18
DDR SDRAM device attributes : CAS Latency supported
2,2.5
0Ch
19
DDR SDRAM device attributes : CS Latency
0CLK
01h
20
DDR SDRAM device attributes : WE Latency
1CLK
02h
21
DDR SDRAM module attributes
Registered address&
control inputs and On-card
DLL
26h
22
DDR SDRAM device attributes : General
+/-0.2V voltage tolerance
00h
23
DDR SDRAM cycle time at CL =2
10ns
7.5ns
A0h
75h
24
DDR SDRAM Access time from clock at CL =2
±0.8ns
±08n
±0.75
80h
75h
25
DDR SDRAM cycle time at CL =1.5
-
00h
26
DDR SDRAM Access time from clock at CL =1.5
-
00h
27
Minimum row precharge time (=tRP)
20ns
18ns
50h
48h
28
Minimum row activate to row active delay(=tRRD)
15ns
14ns
3Ch
38h
相关PDF资料 |
PDF描述 |
|---|---|
| V8P10-G3/86A | 8 A, 100 V, SILICON, RECTIFIER DIODE, TO-277A |
| V8P10HG3/87A | 8 A, 100 V, SILICON, RECTIFIER DIODE, TO-277A |
| V91F565U24QCFW-F5 | 128M X 72 DDR DRAM MODULE, 0.45 ns, DMA240 |
| VA75-NM-NM-60 | INTERCONNECTION DEVICE |
| VA26-TP-N-60 | INTERCONNECTION DEVICE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V827332U04S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:2.5 VOLT 32M x 72 HIGH PERFORMANCE REGISTERED ECC DDR SDRAM MODULE |
| V827432K24S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:2.5 VOLT 32M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE |
| V827464K24S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:2.5 VOLT 64M x 72 HIGH PERFORMANCE UNBUFFERED ECC DDR SDRAM MODULE |
| V827464N24S | 制造商:MOSEL 制造商全称:MOSEL 功能描述:2.5 VOLT 64M x 72 HIGH PERFORMANCE REGISTERED ECC DDR SDRAM MODULE |
| V8290 | 制造商:Visual Effects 功能描述:Mini Strobe Light 制造商:VISUAL EFFECTS 功能描述:MINI STROBE LIGHT |
发布紧急采购，3分钟左右您将得到回复。