- 您现在的位置：买卖IC网 > PDF目录361765 > W134M (CYPRESS SEMICONDUCTOR CORP) Direct Rambus Clock Generator PDF资料下载
参数资料
| 型号： | W134M |
| 厂商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分类： | XO, clock |
| 英文描述： | Direct Rambus Clock Generator |
| 中文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO24 |
| 封装： | 0.150 INCH, SSOP-24 |
| 文件页数： | 2/10页 |
| 文件大小： | 244K |
| 代理商： | W134M |
W137
2
Pin Definitions
Pin Name
CPU0:1
Pin
No.
24, 23
Pin
Type
O
Pin Description
CPU Clock Outputs 0 and 1:
These two CPU clock outputs are controlled by the
CPU_STOP# control pin. Output voltage swing is controlled by voltage applied to
VDDQ2. Frequency is selected per
Table 1
.
PCI Bus Clock Outputs 1 through 5:
These five PCI clock outputs are controlled
by the PCI_STOP# control pin. Output voltage swing is controlled by voltage applied
to VDDQ3. Frequency is selected per
Table 1
.
Fixed PCI Clock Output:
Unlike PCI1:5 outputs, this output is not controlled by the
PCI_STOP# control pin; it cannot be forced LOW by PCI_STOP#. Output voltage
swing is controlled by voltage applied to VDDQ3. Frequency is selected per
Table 1
.
CPU_STOP# Input:
When brought LOW, clock outputs CPU0:1 are stopped LOW
after completing a full clock cycle (2–3 CPU clock latency). When brought HIGH,
clock outputs CPU0:1 start with a full clock cycle (2–3 CPU clock latency).
PCI_STOP# Input:
The PCI_STOP# input enables the PCI1:5 outputs when HIGH
and causes them to remain at logic 0 when LOW. The PCI_STOP# signal is latched
on the rising edge of PCI_F. Its effect takes place on the next PCI_F clock cycle.
I/O Dual-Function REF0 and SEL48# Pin:
Upon power-up, the state of SEL48# is
latched. The state is set by either a 10K resistor to GND or to V
DD
. A 10K resistor to
GND causes pin 14 to provide a 48-MHz clock. If the pin is strapped to V
DD
, pin 14
will provide a 24-MHz clock. After 2 ms, the pin becomes a high-drive output that
produces a copy of 14.318 MHz.
I/O Dual-Function REF1 and SPREAD# Pin:
Upon power-up, the state of
SPREAD# is latched. The state is set by either a 10K resistor to GND or to V
DD
. A
10K resistor to GND enables Spread Spectrum function. If the pin is strapped to V
DD
,
Spread Spectrum is disabled. After 2 ms, the pin becomes a high-drive output that
produces a copy of 14.318 MHz.
I/O Dual-Function 24-MHz or 48-MHz Output and Output Enable Input:
Upon
power-up, the state of pin 14 is latched. The state is set by either a 10K resistor to
GND or to V
DD
. A 10K resistor to GND latches OE LOW, and all outputs are three-
stated. If the pin is strapped to V
DD
, OE is latched HIGH and all outputs are active.
After 2 ms, the pin becomes an output whose frequency is set by the state of pin 27
on power-up.
48-MHz Output:
Fixed 48-MHz USB output. Output voltage swing is controlled by
voltage applied to VDDQ3.
Frequency Selection Input:
Select power-up default CPU clock frequency as shown
in
Table 1
.
Crystal Connection or External Reference Frequency Input:
This pin can either
be used as a connection to a crystal or to a reference signal.
Crystal Connection:
An input connection for an external 14.318-MHz crystal. If
using an external reference, this pin must be left unconnected.
Power Down Control:
When this input is LOW, device goes into a low-power standby
condition. All outputs are held LOW. CPU and PCI clock outputs are stopped LOW
after completing a full clock cycle (2–3 CPU clock cycle latency). When brought
HIGH, CPU and PCI outputs start with a full clock cycle at full operating frequency
(3 ms maximum latency).
Power Connection:
Connected to 3.3V.
Power Connection:
Power supply for CPU0:1 output buffers. Connected to 2.5V.
Ground Connection:
Connect all ground pins to the common system ground plane.
PCI1:5
5, 6, 9, 10,
11
O
PCI_F
4
O
CPU_STOP#
18
I
PCI_STOP#
20
I
REF0/SEL48#
27
I/O
REF1/SPREAD#
26
I/O
24/48MHz/OE
14
I/O
48MHz
13
O
SEL100/66#
16
I
X1
2
I
X2
3
I
PWR_DWN#
17
I
VDDQ3
VDDQ2
GND
8, 12, 19, 28
25
1, 7, 15, 21,
22
P
P
G
相关PDF资料 |
PDF描述 |
|---|---|
| W134 | Clocks and Buffers |
| W137H | CPU System Clock Generator |
| W13NK100Z | N-channel 1000V - 0.56з - 13A - TO-247 Zener - Protected SuperMESH⑩ PowerMOSFET |
| W149H | CPU System Clock Generator |
| W152-12X | Eight Distributed-Output Clock Driver |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W134M_05 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Direct Rambus⑩ Clock Generator |
| W134MH | 功能描述:时钟发生器及支持产品 Direct Rambus ClkGen 400MHz Diff Out RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| W134MHT | 功能描述:时钟发生器及支持产品 Direct Rambus ClkGen 400MHz Diff Out RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| W134MIP-1 | 制造商:Magnecraft 功能描述: |
| W134MIP-2 | 制造商:Magnecraft 功能描述: |
发布紧急采购，3分钟左右您将得到回复。