W149
13
PCI Clock Outputs, PCI_F and PCI1:5 (Lump Capacitance Test Load = 30 pF)
Parameter
t
P
t
H
t
L
t
R
t
F
t
D
t
JC
Description
Test Condition/Comments
Measured on rising edge at 1.5V
CPU = 66.6/100 MHz
Unit
ns
Min.
30
Typ.
Max.
Period
High Time
Duration of clock cycle above 2.4V
12.0
ns
Low Time
Duration of clock cycle below 0.4V
12.0
ns
Output Rise Edge Rate
Measured from 0.4V to 2.4V
1
4
V/ns
Output Fall Edge Rate
Measured from 2.4V to 0.4V
1
4
V/ns
Duty Cycle
Measured on rising and falling edge at 1.5V
45
55
%
Jitter, Cycle-to-Cycle
Measured on rising edge at 1.5V. Maximum
difference of cycle time between two adja-
cent cycles.
250
ps
t
SK
t
O
Output Skew
Measured on rising edge at 1.5V
500
ps
CPU to PCI Clock Skew
Covers all CPU/PCI outputs. Measured on
rising edge at 1.5V. CPU leads PCI output.
1.5
4
ns
f
ST
Frequency Stabilization
from Power-up (cold start)
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist pri-
or to frequency stabilization.
3
ms
Z
o
AC Output Impedance
Average value during switching transition.
Used for determining series termination
value.
30
IOAPIC Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
Description
Test Condition/Comments
CPU = 66.6/100 MHz
Min.
Typ.
Unit
Max.
f
Frequency, Actual
Frequency generated by crystal oscillator
14.31818
MHz
t
R
t
F
t
D
f
ST
Output Rise Edge Rate
Measured from 0.4V to 2.0V
1
4
V/ns
Output Fall Edge Rate
Measured from 2.0V to 0.4V
1
4
V/ns
Duty Cycle
Measured on rising and falling edge at 1.25V
45
55
%
Frequency Stabilization
from Power-up (cold start)
Assumes full supply voltage reached within
1 ms from power-up. Short cycles exist prior
to frequency stabilization.
1.5
ms
Z
o
AC Output Impedance
Average value during switching transition.
Used for determining series termination value.
15
REF0:1 Clock Output (Lump Capacitance Test Load = 20 pF)
Parameter
f
Description
Frequency, Actual
Test Condition/Comments
Frequency generated by crystal oscillator
CPU = 66.6/100 MHz
Unit
MHz
Min.
Typ.
14.318
Max.
t
R
t
F
t
D
f
ST
Output Rise Edge Rate
Measured from 0.4V to 2.4V
0.5
2
V/ns
Output Fall Edge Rate
Measured from 2.4V to 0.4V
0.5
2
V/ns
Duty Cycle
Measured on rising and falling edge at 1.5V.
45
55
%
Frequency Stabilization
from Power-up (cold
start)
Assumes full supply voltage reached within 1 ms from
power-up. Short cycles exist prior to frequency stabili-
zation.
3
ms
Z
o
AC Output Impedance
Average value during switching transition. Used for de-
termining series termination value.
40