参数资料
型号: W25Q32BVDAAP
厂商: WINBOND ELECTRONICS CORP
元件分类: PROM
英文描述: 32M X 1 SPI BUS SERIAL EEPROM, PDIP8
封装: 0.300 INCH, GREEN, PLASTIC, DIP-8
文件页数: 7/79页
文件大小: 1090K
代理商: W25Q32BVDAAP
W25Q32BV
Publication Release Date: April 01, 2011
- 15 -
Revision F
7.1.6
Complement Protect Bit (CMP)
The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in
conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once
CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For
instance, when CMP=0, a top 4KB sector can be protected while the rest of the array is not; when CMP=1,
the top 4KB sector will become unprotected while the rest of the array become read-only. Please refer to
the Status Register Memory Protection table for details. The default setting is CMP=0.
7.1.7
Status Register Protect Bits (SRP1, SRP0)
The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register
(S8 and S7). The SRP bits control the method of write protection: software protection, hardware
protection, power supply lock-down or one time programmable (OTP) protection.
SRP1 SRP0
/WP
Status
Register
Description
0
X
Software
Protection
/WP pin has no control. The Status register can be written to
after a Write Enable instruction, WEL=1. [Factory Default]
0
1
0
Hardware
Protected
When /WP pin is low the Status Register locked and can not
be written to.
0
1
Hardware
Unprotected
When /WP pin is high the Status register is unlocked and can
be written to after a Write Enable instruction, WEL=1.
1
0
X
Power Supply
Lock-Down
Status Register is protected and can not be written to again
until the next power-down, power-up cycle.
(1)
1
X
One Time
Program
(2)
Status Register is permanently protected and can not be
written to.
Note:
1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state.
2. This feature is available upon special order. Please contact Winbond for details.
7.1.8
Erase/Program Suspend Status (SUS)
The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a
Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume
(7Ah) instruction as well as a power-down, power-up cycle.
7.1.9
Security Register Lock Bits (LB3, LB2, LB1)
The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status
Register (S13, S12, S11) that provide the write protect control and status to the Security Registers. The
default state of LB[3:1] is 0, Security Registers are unlocked. LB[3:1] can be set to 1 individually using the
Write Status Register instruction. LB[3:1] are One Time Programmable (OTP), once it’s set to 1, the
corresponding 256-Byte Security Register will become read-only permanently.
相关PDF资料
PDF描述
W25Q32BVDAIG 32M X 1 SPI BUS SERIAL EEPROM, PDIP8
W25Q32BVSFIG 32M X 1 SPI BUS SERIAL EEPROM, PDSO16
W3EG6466S335BD4S 64M X 64 DDR DRAM MODULE, 0.7 ns, DMA200
WEDF1M32B-70G2UC5A 1M X 32 FLASH 5V PROM MODULE, 70 ns, CQFP68
WE128K32P-140G2TI 128K X 32 EEPROM 5V MODULE, 125 ns, CQFP68
相关代理商/技术参数
参数描述
W25Q32BVDAIG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVDAIP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVSFAG 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVSFAP 制造商:WINBOND 制造商全称:Winbond 功能描述:3V 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q32BVSFIG 功能描述:IC SPI FLASH 32MBIT 16SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.173",4.40mm 宽) 供应商设备封装:8-MFP 包装:带卷 (TR)