- 您现在的位置：买卖IC网 > PDF目录297788 > W25Q40BLSNIP (WINBOND ELECTRONICS CORP) 4M X 1 SPI BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | W25Q40BLSNIP |
| 厂商： | WINBOND ELECTRONICS CORP |
| 元件分类： | PROM |
| 英文描述： | 4M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| 封装： | 3.81 MM, GREEN, PLASTIC, SOIC-8 |
| 文件页数： | 55/73页 |
| 文件大小： | 2221K |
| 代理商： | W25Q40BLSNIP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
W25Q40BL
Publication Release Date: July 08, 2010
- 59 -
Preliminary - Revision B
8.2.39 Read Security Registers (48h)
The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data
bytes to be sequentially read from one of the three security registers. The instruction is initiated by driving
the /CS pin low and then shifting the instruction code “48h” followed by a 24-bit address (A23-A0) and
eight “dummy” clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK
pin. After the address is received, the data byte of the addressed memory location will be shifted out on
the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is
automatically incremented to the next byte address after each byte of data is shifted out. Once the byte
address reaches the last byte of the register (byte FFh), it will reset to 00h, the first byte of the register,
and continue to increment. The instruction is completed by driving /CS high. The Read Security Register
instruction sequence is shown in figure 37. If a Read Security Register instruction is issued while an
Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any
effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a
maximum of FR (see AC Electrical Characteristics).
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #1
00h
0 0 0 1
0 0 0 0
Byte Address
Security Register #2
00h
0 0 1 0
0 0 0 0
Byte Address
Security Register #3
00h
0 0 1 1
0 0 0 0
Byte Address
Figure 37. Read Security Registers Instruction Sequence
Instruction (48h)
相关PDF资料 |
PDF描述 |
|---|---|
| W25Q80BVSFIG | 1M X 8 SPI BUS SERIAL EEPROM, PDSO16 |
| W25X32AVZPIG | 4M X 8 FLASH 2.7V PROM, PDSO8 |
| W25X32AVSFIG | 4M X 8 FLASH 2.7V PROM, PDSO16 |
| W26L04AJ-12I | 256K X 16 STANDARD SRAM, 12 ns, PDSO44 |
| W26L04AH-10 | 256K X 16 STANDARD SRAM, 10 ns, PDSO44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W25Q40BLSSIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q40BLSSIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q40BLZPIG | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q40BLZPIP | 制造商:WINBOND 制造商全称:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q40BV | 制造商:WINBOND 制造商全称:Winbond 功能描述:4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
发布紧急采购，3分钟左右您将得到回复。