- 您现在的位置：买卖IC网 > PDF目录361776 > W28J800TT90L EEPROM PDF资料下载
参数资料
| 型号： | W28J800TT90L |
| 元件分类： | EEPROM |
| 英文描述： | EEPROM |
| 中文描述： | EEPROM的 |
| 文件页数： | 17/51页 |
| 文件大小： | 1468K |
| 代理商： | W28J800TT90L |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
W28J800B/T
Clear Status Register Command
Status register bits SR.5, SR.4, SR.3 or SR.1 are set to "1"s by the WSM and can only be reset by the
Clear Status Register command. These bits indicate various failure conditions (see Table 6). By
allowing system software to reset these bits, several operations (such as cumulatively erasing multiple
blocks or writing several words/bytes in sequence) may be performed. The status register may be
polled to determine if an error occurred during the sequence.
To clear the status register, the Clear Status Register command (50H) is written. It functions
independently of the applied V
PP
voltage. #RESET can be V
IH
. This command is not functional during
block erase or word/byte write suspend modes.
Block Erase Command
Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is
first written, followed by an block erase confirm. This command sequence requires appropriate
sequencing and an address within the block to be erased (all bits within the block being set to "1").
Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system).
After the two-cycle block erase sequence is written, the device automatically outputs status register
data when read (see Figure 5). The CPU can detect block erase completion by analyzing the output
data of the RY/#BY pin or status register bit SR.7.
When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is
detected, the status register should be cleared before system software attempts corrective actions.
The CUI remains in read status register mode until a new command is issued.
This two-step command sequence for set-up, followed by execution, ensures that block contents are
not accidentally erased. An invalid Block Erase command sequence will result in both status register
bits SR.4 and SR.5 being set to "1". Additionally, reliable block erasure can only occur when V
DD
=
2.7V to 3.6V and V
PP
= V
PPH1/2
. In the absence of this high voltage, block contents are protected
against erasure. If block erase is attempted while V
PP
≤
V
PPLK
, SR.3 and SR.5 will be set to "1".
Successful block erase for boot blocks requires that #WP = V
IH
and the corresponding block lock-bit
be cleared. In parameter and main blocks cases, it must be cleared via the corresponding block
lock-bit. If block erase is attempted when the excepting above conditions, SR.1 and SR.5 will be set to
"1".
Full Chip Erase Command
This command followed by a confirm command erases all of the unlocked blocks. A full chip erase
setup (30H) is first written, followed by a full chip erase confirm (D0H). After a confirm command is
written, device erases the all unlocked blocks block by block. This command sequence requires
appropriate sequencing. Block preconditioning, erase and verify are handled internally by the WSM
(invisible to the system). After the two-cycle full chip erase sequence is written, the device
automatically outputs status register data when can be read (see Figure 7). The CPU can detect full
chip erase completion by analyzing the output data of the RY/#BY pin or status register bit SR.7.
When the full chip erase is complete, status register bit SR.5 should be checked. If erase error is
detected, the status register should be cleared before system software attempts corrective actions.
The CUI remains in read status register mode until a new command is issued. If error is detected on a
block during full chip erase operation, WSM stops erasing. Full chip erase operation start from lower
address block, finish the higher address block. Full chip erase can not be suspended.
Publication Release Date: October 31, 2002
- 17 -
Revision A3
相关PDF资料 |
PDF描述 |
|---|---|
| W28NK60Z | 30V N-Channel PowerTrench MOSFET |
| W28V400 | FLASH |
| W29C020C12BN | EEPROM|FLASH|256KX8|CMOS|DIP|32PIN|PLASTIC |
| W29C020C90BN | x8 Flash EEPROM |
| W29C040-12 | EEPROM|FLASH|512KX8|CMOS|DIP|32PIN|PLASTIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W28NK60Z | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:N-CHANNEL 600 V - 0.155з - 27A TO-247 Zener-Protected SuperMESH MOSFET |
| W28-SQ11A-10 | 功能描述:CIRCUIT BREAK 10A W/SWITCH RoHS:否 类别:过电压，电流，温度装置 >> 断路器 系列:W28 标准包装:3 系列:AS168X 断路器类型:热磁动式 电压:65VDC，277/480VAC 电流 - 跳闸(It):30A 极数:3 触动器类型:按片 安装类型:DIN 轨道 其它名称:4420.02104420.0210-ND486-2338AS168X-CB3G300-NDCBE AS168X-CB3G300 |
| W28-SQ11A-15 | 制造商:TE Connectivity 功能描述: |
| W28-SQ11A-3 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 3A 250VAC/32VDC |
| W28-SQ11A-5 | 制造商:TE Connectivity 功能描述:Circuit Breaker Thermal 1Pole 5A 250VAC/32VDC |
发布紧急采购，3分钟左右您将得到回复。